


ESE535: Electronic Design Automation

Day 24: April 27, 2009
Processor Verification



Penn ESE 535 Spring 2009 -- DeHon




Penn ESE 535 Spring 2009 -- DeHon

2

ALU-RF Path

- Only a problem when next instruction depends on value written by immediately previous instruction
- ADD $R3 \leftarrow R1 + R2$
- ADD $R4 \leftarrow R2 + R4$
- ADD $R5 \leftarrow R4 + R3$




Penn ESE 535 Spring 2009 -- DeHon

3

ALU-RF Path

- Only a problem when next instruction depends on value written by immediately previous instruction
- Solve with Bypass




Penn ESE 535 Spring 2009 -- DeHon

4

Branch Path

- Only a problem when the instruction is a taken branch




Penn ESE 535 Spring 2009 -- DeHon

5



Branch Path

- Only a problem when the instruction is a taken branch
- Solve by
 - Speculating is not a taken branch
 - Preventing the speculative instruction from affecting state when branch occurs



Penn ESE 535 Spring 2009 -- DeHon

6



Today

- Specification/Implementation
- Abstraction Functions
- Correctness Condition
- Verification
- Self-Consistency

Penn ESE 535 Spring 2009 -- DeHon

Specification

- Abstract from Implementation
- Describes observable/correct behavior

Penn ESE 535 Spring 2009 -- DeHon

Implementation

- Some particular embodiment
- Should have **same** observable behavior
 - Same with respect to **important** behavior
- Includes many more details than spec.
 - How performed
 - Auxiliary/intermediate state

Penn ESE 535 Spring 2009 -- DeHon


Important Behavior

- Same output sequence for input sequence
 - Same output after some time?
- Timing?
 - Number of clock cycles to/between results?
 - Timing w/in bounds?
- Ordering?

Penn ESE 535 Spring 2009 -- DeHon

Abstraction Function

- Map from implementation state to specification state
 - Use to reason about implementation correctness
 - Want to guarantee: $AF(Fi(q,i))=Fs(AF(q),i)$



Penn ESE 535 Spring 2009 -- DeHon

13

Familiar Example

- Memory Systems
 - Specification:
 - $W(A,D)$
 - $R(A) \rightarrow D$ from last D written to this address
 - Specification state: contents of memory
 - Implementation:
 - Multiple caches, VM, pipelined, Write Buffers...
 - Implementation state: much richer...

Penn ESE 535 Spring 2009 -- DeHon

14

Memory AF

- Maps from
 - State of caches/WB/etc.
- To
 - Abstract state of memory
- Guarantee $AF(Fi(q,l))=Fs(AF(q),l)$
 - Guarantee change to state always represents the correct thing

Penn ESE 535 Spring 2009 -- DeHon

15

Abstract Timing

- For computer memory system
 - Cycle-by-cycle timing not part of specification
 - Must abstract out
- Solution:
 - Way of saying “no response”
 - Saying “skip this cycle”
 - Marking data presence
 - (tagged data presence pattern)

Penn ESE 535 Spring 2009 -- DeHon

16


Filter to Abstract Timing

- Filter input/output sequence
- $Os(in) \rightarrow out$
- $FilterStall(Impl_{in}) = in$
- $FilterStall(Impl_{out}) = out$
- For all sequences $Impl_{in}$
 - $FilterStall(Oi(Impl_{in})) = Os(FilterStall(Impl_{in}))$

Penn ESE 535 Spring 2009 -- DeHon

17

DLX Datapath




DLX unpipelined datapath from H&P (Fig. 3.1 e2, A.17 e3) 18

Penn ESE 535 Spring 2009 -- DeHon


Processors

- Pipeline is big difference between specification state and implementation state.
- Specification State:
 - Register contents (incl. PC)
 - Memory contents



Penn ESE 535 Spring 2009 -- DeHon

Revised Pipeline




DLX repipelined datapath from H&P (Fig. 3.22 e2, A.24 e3)

Penn ESE 535 Spring 2009 -- DeHon

20

Processors





- Pipeline is big difference between specification state and implementation state.
- Specification State:
 - Register contents (incl. PC)
 - Memory contents
- Implementation State:
 - + Instruction in pipeline
 - + Lots of bits
 - Many more states
 - State-space explosion to track

Penn ESE 535 Spring 2009 -- DeHon

21


Compare



Penn ESE 535 Spring 2009 -- DeHon

Observation

- After flushing pipeline,
 - Reduce implementation state to specification state
- Can flush pipeline with series of NOPs or stall cycles



Penn ESE 535 Spring 2009 -- DeHon


Pipelined Processor Correctness

- w = input sequence
- w_f = flush sequence
 - Enough NOPs to flush pipeline state
- For all states q and prefix w
 - $F_i(q, w, w_f) \rightarrow F_s(q, w, w_f)$
 - $F_i(q, w, w_f) \rightarrow F_s(q, w)$
- FSM observation
 - Finite state in pipeline
 - only need to consider finite w

Penn ESE 535 Spring 2009 -- DeHon

24

Pipeline Correspondence



[Burch+Dill, CAV'94]

Penn ESE 535 Spring 2009 -- DeHon

25

Equivalence

- Now have a logical condition for equivalence
- Need to show that it holds
 - Is a Tautology
- Or find a counter example

Penn ESE 535 Spring 2009 -- DeHon

26

Ideas

- Extract Transition Function
- Segregate datapath
- Symbolic simulation on variables
 - For q, w's
- Case splitting search
 - Generalization of SAT
 - Uses implication pruning

Penn ESE 535 Spring 2009 -- DeHon

27

Extract Transition Function

- From HDL
- Similar to what we saw for FSMs

Penn ESE 535 Spring 2009 -- DeHon

28

Segregate Datapath

- Big state blowup is in size of datapath
 - Represent data symbolically/abstractly
 - Independent of bitwidth
 - **Not verify** datapath/ALU functions as part of this
 - Can verify ALU logic separately using combinational verification techniques
 - Abstract/uninterpreted functions for datapath

Penn ESE 535 Spring 2009 -- DeHon

29

Burch&Dill Logic

- Quantifier-free
- Uninterpreted functions (datapath)
- Predicates with
 - Equality
 - Propositional connectives

Penn ESE 535 Spring 2009 -- DeHon

30

B&D Logic

- Formula = **ite**(formula, formula, formula)
 - | (term=term)
 - | psym(term,...term)
 - | pvar | **true** | **false**
- Term = **ite**(formula,term,term)
 - | fsym(term,...term)
 - | tvar

Penn ESE 535 Spring 2009 -- DeHon

31


Sample

- Regfile:
 - (ite stall
 - regfile
 - (write regfile
 - dest
 - (alu op
 - (read regfile src1)
 - (read regfile src2))))

Penn ESE 535 Spring 2009 -- DeHon

32

Sample Pipeline




Penn ESE 535 Spring 2009 -- DeHon

33

Example Logic

- arg1:
 - (ite (or bubble-ex
 - (not (= src1 dest-ex)))
 - (read
 - (ite bubble-wb
 - regfile
 - (write regfile dest-wb result))
 - src1)
 - (alu op-ex arg1 arg2))



Penn ESE 535 Spring 2009 -- DeHon

34

Symbolic Simulation

- Create logical expressions for outputs/state
 - Taking initial state/inputs as variables

Penn ESE 535 Spring 2009 -- DeHon

35

Case Splitting Search

- Satisfiability Problem
- Pick an unresolved variable
- Branch on true and false
- Push implications
- Bottom out at consistent specification
- Exit on contradiction
- Pragmatic: use memoization to reuse work

Penn ESE 535 Spring 2009 -- DeHon

36

Review: What have we done?

- Reduced to simpler problem
 - Simple, clean specification
- Abstract Simulation
 - Explore all possible instruction sequences
- Abstracted the simulation
 - Focus on control
 - Divide and Conquer: control vs. arithmetic
- Used Satisfiability for reachability in search in abstract simulation

Penn ESE 535 Spring 2009 -- DeHon

37

Achievable

- Burch&Dill: Verify 5-stage pipeline DLX
 - 1 minute in 1994
 - On a 40MHz R3400 processor
- Modern machines 30+ pipestages
 - ...and many other implementation embellishments

Penn ESE 535 Spring 2009 -- DeHon

38

Self Consistency

Penn ESE 535 Spring 2009 -- DeHon

39

Self-Consistency

- Compare same implementation in two different modes of operation
 - (which should not affect result)
- Compare pipelined processor
 - To self w/ NOPs separating instructions
 - So only one instruction in pipeline at a time

Penn ESE 535 Spring 2009 -- DeHon

40

Self-Consistency

- w = instruction sequence
- $S(w)$ = w with no-ops
- Show: Forall q, w
 - $F(q, w) = F(q, S(w))$

Penn ESE 535 Spring 2009 -- DeHon

41

Sample Result

Circuit	Gates	Latches	Simulation Variables	Execution Time (hr)	Equivalent Simulation Cases
A	8452	2506	49	3	$6 * 10^{14}$
B	72664	11709	144	10	$2 * 10^{13}$

Table 1. Self-consistency checking results.

[Jones, Seger, Dill/FMCAD 1996]
n.b. Jones&Seger at Intel

Penn ESE 535 Spring 2009 -- DeHon

42

Sample Result

IMPL-ABS		IMPL Reach. Inv.		IMPL-ABS	
Verification	CPU	Case	CPU	Case	
	(sec)	Splits	(sec)	Splits	
Base Case	1.9	10	0.7	4	
Issue	454.8	26,214	130.9	18,686	
Dispatch	49.1	12,036	163.3	45,828	
Writeback	35.0	842	42.1	4,426	
Retire	29.5	8,392	307.0	59,474	

ABS-ISA		CPU		Case	
Verification	CPU	(sec)	Splits		
ABS Inv.	222.2	48,440			
Obl. 2	37.6	530			
Obl. 3	26.2	2			
Obl. 4	7.0	2			
Obl. 5	17.8	14			

Verification running on P2-200MHz
[Skakkebæk, Jones, and Dill / CAV 1998]

Penn ESE 535 Spring 2009 -- DeHon

43

Key Idea

- Implementation State reduces to Specification state after finite series of operations
- Abstract datapath to avoid dependence on bitwidth

Penn ESE 535 Spring 2009 -- DeHon

44

Admin

- Last Class
- Assignment 6 due May 12th (noon)

Penn ESE 535 Spring 2009 -- DeHon

45

Big Ideas

- Proving Invariants
- Divide and Conquer
- Exploit Structure

Penn ESE 535 Spring 2009 -- DeHon

46