


ESE535: Electronic Design Automation

Day 22: April 11, 2011
Statistical Static Timing Analysis




Today

- Sources of Variation
- Limits of Worst Case
- Optimization for Parametric Yield
- Statistical Analysis




Central Problem

- As our devices approach the atomic scale, we must deal with statistical effects governing the placement and behavior of individual atoms and electrons.



- Transistor critical dimensions
- Atomic discreteness
- Subwavelength litho
- Etch/polish rates
- Focus
- Number of dopants
- Dopant Placement

Oxide Thickness




[Asenov et al. TRED 2002]

Fig. 1. (a) Typical profile of the random Si/SiO₂ interface in a 30 × 30 nm² MOSFET, followed by (b) an equiconcentration contour obtained from DG simulations, and (c) the potential distributions.

Line Edge Roughness

- 1.2μm and 2.4μm lines




From:
http://www.microtechweb.com/2d/lw_pict.htm

Light

- What is wavelength of visible light?

Phase Shift Masking




Source: <http://www.synopsys.com/Tools/Manufacturing/MaskSynthesis/PSMCreate/Pages/default.aspx>

Penn ESE535 Spring 2011 -- DeHon

7

Line Edges (PSM)




Source: http://www.solid-state.com/display_article/122066/5/none/none/Feat/Developments-in-materials-for-157nm-photoreists

Penn ESE535 Spring 2011 -- DeHon

8

Intel 65nm SRAM (PSM)





Source: http://www.intel.com/technology/itj/2008/v12i2/5-design/figures/Figure_5_lg.gif

Penn ESE535 Spring 2011 -- DeHon

9


Statistical Dopant Placement



Penn ESE535 Spring 2011 -- DeHon

[Bernstein et al, IBM JRD 2006]


V_{th} Variability @ 65nm



Penn ESE535 Spring 2011 -- DeHon

[Bernstein et al, IBM JRD 2006]

Gaussian Distribution



From: http://en.wikipedia.org/wiki/File:Standard_deviation_diagram.svg

Penn ESE534 Spring 2010 -- DeHon

12

ITRS 2005 Variation (3σ)

Table 18a Design-for-Manufacturability—Near-term Years

Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013	Driver
DRAM % Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32	SOC
Mask cost (\$m) from publicly available data	1.5	2.2	3.0	4.5	6.0	9.0	12.0	18.0	24.0	SOC
% V_{th} Variability	10%	10%	10%	10%	10%	10%	10%	10%	10%	SOC

Table 18b Design-for-Manufacturability—Long-term Years



Year of Production	2014	2015	2016	2017	2018	2019	2020	Driver
DRAM % Pitch (nm)(contacted)	28	25	22	20	18	16	14	SOC
Mask cost (\$m) from publicly available data	36.0	48.0	72.0	96.0	144.0	192.0	288.0	SOC
% V_{th} Variability	10%	10%	10%	10%	10%	10%	10%	SOC
% V_{th} variability	81%	81%	81%	81%	112%	112%	112%	SOC
Deping Variability impact on VTH								SOC
% V_{th} variability Includes all sources	81%	81%	81%	81%	112%	112%	112%	SOC
% CD variability	10%	10%	10%	10%	10%	10%	10%	SOC
CD for now, might add doping later								SOC
% circuit performance variability circuit compensating gates and wires	68%	61%	62%	65%	66%	69%	69%	SOC
% circuit power variability circuit compensating gates and wires	59%	60%	60%	61%	61%	62%	62%	SOC

Penn ESE535 Spring 2011 -- DeHon

13

Impact Performance


$V_{th} \rightarrow I_{ds} \rightarrow \text{Delay} (R_{on} * C_{load})$



Penn ESE370 Fall2010 -- DeHon

14

Impact of V_{th} Variation




Penn ESE535 Spring 2009 -- DeHon

15

FPGA Logic Variation

- Altera Cyclone-II
- 90nm




Penn ESE370 Fall2010 -- DeHon

[Wong, FPT2007]

16

Scale of Variations


Die-to-Die (D2D) Variations




Wafer Scale

Within-Die (WID) Variations

Systematic (Uncorrelated) Random



Die Scale




Feature Scale

Source: Noel Menezes, Intel ISPD2007

Penn ESE535 Spring 2011 -- DeHon

17

Nature of correlated variation



- CDs of transistors that are close track
- Tracking diminishes with distance

Source: Noel Menezes, Intel ISPD2007

Penn ESE535 Spring 2011 -- DeHon

18


Old Way

- Characterize gates by corner cases
 - Fast, nominal, slow
- Add up corners to estimate range
- Preclass:
 - Slow corner: 1.1
 - Nominal: 1.0
 - Fast corner: 0.9

Penn ESE535 Spring 2011 -- DeHon

19

Corners Misleading




Penn ESE535 Spring 2011 -- DeHon

[Orshansky+Keutzer DAC 2002]

20

Gaussian Distribution




From: http://en.wikipedia.org/wiki/File:Standard_deviation_diagram.svg

Penn ESE534 Spring2010 -- DeHon

21

Parametric Yield






Penn ESE535 Spring 2011 -- DeHon

22

Phenomena 1: Path Averaging

- $T_{\text{path}} = t_0 + t_1 + t_2 + t_3 + \dots + t_{(d-1)}$
- T_i – iid random variables
 - Mean τ
 - Variance σ
- T_{path}
 - Mean $d \times \tau$
 - Variance = $\sqrt{d} \times \sigma$



Penn ESE535 Spring 2011 -- DeHon

23

Sequential Paths

- $T_{\text{path}} = t_0 + t_1 + t_2 + t_3 + \dots + t_{(d-1)}$
- T_{path}
 - Mean $d \times \tau$
 - Variance = $\sqrt{d} \times \sigma$
- 3 sigma delay on path: $d \times \tau + 3\sqrt{d} \times \sigma$
 - Worst case per component would be: $d \times (\tau + 3 \sigma)$
 - Overestimate d vs. \sqrt{d}

Penn ESE535 Spring 2011 -- DeHon

24

SSTA vs. Corner Models

- STA with corners predicts 225ps
- SSTA predicts 162ps at 3σ
- SSTA reduces pessimism by 28%




Fig. 11. EinsStat result on industrial ASIC design for early mode slacks.


[Slide composed by Nikil Mehta]

Penn ESE535 Spring 2011 -- DeHon

Source: IBM, TRCAD 2006²⁵

Phenomena 2: Parallel Paths

- Cycle time limited by slowest path
- $T_{\text{cycle}} = \max(T_{p0}, T_{p1}, T_{p2}, \dots, T_{p(n-1)})$
- $P(T_{\text{cycle}} < T_0) = P(T_{p0} < T_0) \times P(T_{p1} < T_0) \dots$
- $= [P(T_p < T_0)]^n$
- $0.5 = [P(T_p < T_{50})]^n$
- $P(T_p < T_{50}) = (0.5)^{1/n}$




Penn ESE535 Spring 2011 -- DeHon

26

System Delay


- $P(T_p < T_{50}) = (0.5)^{1/n}$
- $N=10^8 \rightarrow 0.999999993$
 - 1.7×10^{-9}
- $N=10^{10} \rightarrow 0.99999999993$
 - 1.7×10^{-11}



Penn ESE535 Spring 2011 -- DeHon

27

Gaussian Distribution




From: http://en.wikipedia.org/wiki/File:Standard_deviation_diagram.svg

Penn ESE534 Spring 2010 -- DeHon

28

System Delay


- $P(T_p < T_{50}) = (0.5)^{1/n}$
- $N=10^8 \rightarrow 0.999999993$
 - 1.7×10^{-9}
- $N=10^{10} \rightarrow 0.99999999993$
 - 1.7×10^{-11}
- For 50% yield want
 - 6 to 7 σ
 - $T_{50} = T_{\text{mean}} + 7\sigma_{\text{path}}$



Penn ESE535 Spring 2011 -- DeHon

29


System Delay



Penn ESE535 Spring 2011 -- DeHon

30


System Delay



Penn ESE535 Spring 2011 -- DeHon

31

Corners Misleading




Penn ESE535 Spring 2011 -- DeHon

[Orshansky+Keutzer DAC 2002]

32

SSTA gain relative to 3σ corner analysis: Random




Penn ESE535 Spring 2011 -- DeHon

33

But does worst-case mislead?

- STA with worst-case says these are equivalent:




Penn ESE535 Spring 2011 -- DeHon

34

But does worst-case mislead?

- STA with worst-case says these are equivalent:




Penn ESE535 Spring 2011 -- DeHon

35

Does Worst-Case Mislead?

- Delay of off-critical path may matter
- May become larger



Penn ESE535 Spring 2011 -- DeHon

36

What do we need to do?

- Ideal:
 - Compute PDF for delay at each gate
 - Compute delay of a gate as a PDF from:
 - PDF of inputs
 - PDF of gate delay

Delay Calculation

AND rules


$i_1 \rightarrow$ $i_2 \downarrow$	0	1	2
0	0 $MIN(l_1, l_2) + d$ $MIN(u_1, u_2) + d$	0 $l_2 + d$ $u_2 + d$	0 $MIN(l_1, l_2) + d$ $u_2 + d$
1	0 $l_1 + d$ $u_1 + d$	1 $MAX(l_1, l_2) + d$ $MAX(u_1, u_2) + d$	2 $l_1 + d$ $MAX(u_1, u_2) + d$
2	0 $MIN(l_1, l_2) + d$ $u_1 + d$	2 $l_2 + d$ $MAX(u_1, u_2) + d$	2 $MIN(l_1, l_2) + d$ $MAX(u_1, u_2) + d$

What do we need to do?

- Ideal:
 - compute PDF for delay at each gate
 - Compute delay of a gate as a PDF from:
 - PDF of inputs
 - PDF of gate delay
 - Need to compute for distributions
 - SUM
 - MAX (maybe MIN)

Dealing with PDFs

- Simple model assume all PDFs are Gaussian
 - Model with mean, σ
 - Imperfect
 - Not all phenomena are Gaussian
 - Sum of Gaussians is Gaussian
 - Max of Gaussians is **not** a Gaussian



Sum of Gaussians

- Two Gaussians
 - A, σ_A and B, σ_B
 - SUM = $(A+B), \sqrt{\sigma_A^2 + \sigma_B^2}$
 - If identical
 - SUM = $2A, \sigma_A\sqrt{2}$

Tightness Probability (toward max)

$$\phi(x) \equiv \frac{1}{\sqrt{2\pi}} \exp\left(-\frac{x^2}{2}\right) \quad \rightarrow \text{Gaussian PDF with zero mean and unit variance}$$

$$\Phi(y) \equiv \int_{-\infty}^y \phi(x) dx \quad \rightarrow \text{Prob}(X < y)$$

$$\theta \equiv (\sigma_A^2 + \sigma_B^2 - 2\rho\sigma_A\sigma_B)^{\frac{1}{2}} \quad \rightarrow \text{Standard deviation of SUM(A,B) (if A \& B uncorrelated)}$$

$$T_A = \int_{-\infty}^{\infty} \frac{1}{\sigma_A} \phi\left(\frac{x - a_0}{\sigma_A}\right) \Phi\left(\frac{\frac{x - b_0}{\sigma_B} - \rho\left(\frac{x - a_0}{\sigma_A}\right)}{\sqrt{1 - \rho^2}}\right) dx$$

$$= \Phi\left(\frac{a_0 - b_0}{\theta}\right) \quad \rightarrow \text{Prob}(X < (A_{nom} - B_{nom}) / \theta_{A+B})$$

MAX of Two Gaussians

$$E[\max(A, B)] = a_0 T_A + b_0 (1 - T_A) + \theta \phi \left[\frac{a_0 - b_0}{\theta} \right]$$

$$\text{var}[\max(A, B)] = (\sigma_A^2 + a_0^2) T_A + (\sigma_B^2 + b_0^2) (1 - T_A) + (a_0 + b_0) \theta \phi \left(\frac{a_0 - b_0}{\theta} \right) - \{E[\max(A, B)]\}^2. \quad (10)$$

- Expected value
 - Weighted sum of means
 - Additional term which adds fraction of σ of SUM(A,B)
- Variance
 - Weighted sum of variance
 - Some other terms?


Penn ESE535 Spring 2011 -- DeHon

[Source: Nikil Mehta]

43

MAX of Two Identical Gaussians

- Given two identical Gaussians A and B with μ and σ
- Plug into equations
- $E[\text{MAX}(A,B)] = \mu + \sigma/(\pi)^{1/2}$
- $\text{VAR}[\text{MAX}(A,B)] = \sigma^2 - \sigma/\pi$



[Source: Nikil Mehta]


Penn ESE535 Spring 2011 -- DeHon

44

[Source: Nikil Mehta]

STA Example

- Example circuit
 - Each component has a **delay**
 - Nets are numbered




Penn ESE535 Spring 2011 -- DeHon

45

[Source: Nikil Mehta]

STA Example

- Transform into a timing graph
 - Nodes = nets
 - Edges = gates (many edges can correspond to the same gate)




Penn ESE535 Spring 2011 -- DeHon

46

[Source: Nikil Mehta]

STA Example

- Goal is to compute arrival time on output




Penn ESE535 Spring 2011 -- DeHon

47







[Source: Nikil Mehta]

STA Example



Penn ESE535 Spring 2011 -- DeHon

48



[Source: Nikil Mehta]

SSTA Example

- Also have statistical criticality of all paths
 - Criticality = Product of tightness probabilities along path
 - SSTA outputs list of paths in order of criticality
- On backward pass can calculate
 - Statistical slack
 - Statistical node/edge criticality

Printing critical paths (7/7) ...
 [crit=0.27](node3->sink)
 [crit=0.21](node2->sink)
 [crit=0.15](node3->sink)
 [crit=0.13](node4->sink)
 [crit=0.12](node2->sink)
 [crit=0.07](node4->sink)
 [crit=0.02](node1->sink)

Penn ESE535 Spring 2011 -- DeHon 55

Probability of Path Being Critical

Figure 1 Probability that a path shows up in top 50 paths (Data from Monte Carlo simulation of a 90nm microprocessor block)

[Source: Intel DAC 2005]

Penn ESE535 Spring 2011 -- DeHon 56

More Technicalities

- Correlation
 - Physical on die
 - In path (reconvergent fanout)
 - Makes result conservative
 - Gives upper bound
 - Can compute lower

Graphics from: Noel Menezes (top) and Nikil Mehta (bottom)

Penn ESE535 Spring 2011 -- DeHon 57

Max of Gaussians with Correlation

- Max of identical Gaussians

[Blaauw et al. TRCAD v27n4p589]

Penn ESE535 Spring 2011 -- DeHon 58

MAX of Two Identical Gaussians

- Given two identical Gaussians A and B with μ and σ
- Plug into equations
- $E[\text{MAX}(A,B)] = \mu + \sigma/(\pi)^{1/2}$
- $\text{VAR}[\text{MAX}(A,B)] = \sigma^2 - \sigma/\pi$

[Source: Nikil Mehta]

Extreme of correlated: is just the input Gaussian

Penn ESE535 Spring 2011 -- DeHon 59

SSTA vs. Monte Carlo Verification Time

TABLE II
MONTE CARLO VERSUS EinsStat COMPARISON

Test case	Gates	EinsStat CPU	Monte Carlo		
			Sequential CPU dd:hh:mm:ss	Parallel CPU dd:hh:mm:ss	
1	18	1 sec.	100000	5:57	N/A
2	3042	2 sec.	100000	2:01:15:10	2:46:55
3	11937	7 sec.	10000	0:20:33:40	51:05
4	70216	59 sec.	10000	N/A	4:36:12

Source: IBM, TRCAD 2006

Penn ESE535 Spring 2011 -- DeHon 60

Using SSTA in FPGA CAD

[Slide composed by Nikil Mehta]

- Le Hei
 - FPGA2007
 - SSTA Synthesis, Place, Route
- Kia
 - FPGA2007
 - Route with SSTA

	process variation settings (10%)					
	global	spatial	local	deterministic flow	stochastic flow	Mean
FPGA2007 (ns)	21.7	22.9	24.4	26.2	28.2	30.2
FPGA2007 (ns)	1.8	3.4	5.0	6.4	7.8	9.2
FPGA2007 (ns)	-20.3 (-6.5%)	-21.5 (-6.2%)	-23.0 (-5.8%)	-24.8 (-5.5%)	-26.7 (-5.3%)	-28.6 (-5.1%)
FPGA2007 (ns)	1.6 (-6.6%)	3.1 (-7.5%)	4.6 (-8.1%)	5.9 (-8.2%)	7.2 (-8.1%)	8.5 (-8.0%)

Table 6: Comparison of mean delay and standard deviation between deterministic and stochastic flows under various process variation assumptions (based on the geometric mean of 20 MCNC designs).

Circuit	Delay Impr. (%)
ex5p	6.58
alb4	1.50
misex3	3.76
apex2	3.24
apex4	2.57
pdic	4.74
seq	4.37
des	3.73
spla	4.82
ex1010	1.83
frisc	2.84
eliptic	0.17
bigley	0.95
s298	7.10
tseng	5.93
diffeq	4.16
tsip	7.37
s8117	7.56
s38584.1	5.43
clma	-1.17
Mean	3.95

Impact of SSTA in High-Level Synthesis

Design (#ops)	#ALU/#MUL	P _{arr} (ns)	Latency(cycles)		Reduction	Run time(s)
			LS[15]	HLS-tv(Y)		
DIFF (18)	3, 3	3.5	32	28 (94.5%)	12.5%	928
		4.0	29	24 (90.7%)	17.2%	930
		4.5	26	22 (93.2%)	15.4%	637
LATT (22)	3, 2	3.5	47	36 (94.3%)	23.4%	2122
		4.0	42	32 (94.3%)	23.8%	3325
		4.5	37	30 (90.2%)	18.9%	1207
AR (28)	2, 3	3.5	57	45 (93.9%)	21.1%	1241
		4.0	51	40 (93.9%)	21.6%	1534
		4.5	45	36 (90.8%)	20.0%	680
EWF (34)	2, 3	3.5	46	37 (93.6%)	19.6%	157
		4.0	42	34 (93.6%)	19.0%	367
		4.5	38	33 (91.5%)	13.2%	113
avg.				(92.9%)	18.8%	

- Scheduling and provisioning
 - ALU/MUL $\sigma=5\%$ $t_{nominal}$

Summary

- Nanoscale fabrication is a statistical process
- Delays are PDFs
- Assuming each device is worst-case delay is too pessimistic
 - Wrong prediction about timing
 - Leads optimization in wrong direction
- Reformulate timing analysis as statistical calculation
- Estimate the PDF of circuit delays
- Use this to drive optimizations

Admin

- Reading for Wednesday on blackboard
- Office Hours Tuesday shifted back
 - 5:35pm

Big Ideas:

- Coping with uncertainty
- Statistical Reasoning and Calculation