

ESE535: Electronic Design Automation


Day 23: April 13, 2011
Retiming



Penn ESE535 Spring 2011 – DeHon

Today

- Retiming
 - Cycle time (clock period)
 - Initial states
 - Register minimization



2

Task


- Move registers to:
 - Preserve semantics
 - Minimize path length between registers
 - Reduce cycle time
 - ...while minimizing number of registers required

Penn ESE535 Spring 2011 – DeHon

3

Example: Same Semantics

- Externally: no observable difference



Penn ESE535 Spring 2011 – DeHon

4

Problem

- **Given:** clocked circuit
- **Goal:** minimize clock period without changing (observable) behavior
- *I.e.* minimize maximum delay between any pair of registers
- **Freedom:** move placement of internal registers

Penn ESE535 Spring 2011 – DeHon

5


Other Goals

- Minimize number of registers in circuit
- Achieve target cycle time
- Minimize number of registers while achieving target cycle time
- ...start talking about minimizing cycle...

Penn ESE535 Spring 2011 – DeHon

6

Preclass 2 Example



Path Length (L) ?


Can we do better?

Penn ESE535 Spring 2011 – DeHon

7

Legal Register Moves


- Retiming Lag/Lead



Penn ESE535 Spring 2011 – DeHon

8


Canonical Graph Representation



Penn ESE535 Spring 2011 – DeHon

9

Critical Path Length




Critical Path: Length of longest path of zero weight nodes

Penn ESE535 Spring 2011 – DeHon

10

Retiming Lag/Lead



Retiming: Assign a lag to every vertex

$$\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))$$

Penn ESE535 Spring 2011 – DeHon

11

Valid Retiming

- Retiming is valid as long as:
 - $\forall e$ in graph
 - $\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e)) \geq 0$
- Assuming original circuit was a valid synchronous circuit, this guarantees:
 - non-negative register weights on all edges
 - no travel backward in time :-)
 - all cycles have strictly positive register counts
 - propagation delay on each vertex is non-negative (assumed 1 for today)

Penn ESE535 Spring 2011 – DeHon

12

Retiming Task

- Move registers = assign lags to nodes
 - lags define all locally legal moves
- Preserving non-negative edge weights
 - (previous slide)
 - guarantees collection of lags remains consistent globally

Penn ESE535 Spring 2011 – DeHon

13


Retiming Transformation

- Properties invariant to retiming
 - number of registers around a cycle
 - delay along a cycle

- Cycle of length P must have
 - at least P/c registers on it to be retimeable to cycle c
 - Can be computed from invariant above

Penn ESE535 Spring 2011 – DeHon

14




Optimal Retiming

- There is a retiming of
 - graph G
 - w/ clock cycle c
 - iff* $G-1/c$ has no cycles with negative edge weights
- $G-\alpha \equiv$ subtract α from each edge weight

Penn ESE535 Spring 2011 – DeHon

15

$G-1/c$



Penn ESE535 Spring 2011 – DeHon

16


$1/c$ Intuition

- Want to place a register every c delay units
- Each register adds one
- Each delay subtracts $1/c$
- As long as remains more positives than negatives around all cycles
 - can move registers to accommodate
 - Captures the $\text{regs} = P/c$ constraints

Penn ESE535 Spring 2011 – DeHon

17

$G-1/c$



Penn ESE535 Spring 2011 – DeHon

18

Compute Retiming

- $\text{Lag}(v) = \text{shortest path to I/O in } G-1/c$
- Compute shortest paths in $O(|V||E|)$
 - Bellman-Ford
 - also use to detect negative weight cycles when c too small

Penn ESE535 Spring 2011 – DeHon

19


Bellman Ford

- For $i \leftarrow 0$ to N
 - $u_i \leftarrow \infty$ (except $u_i=0$ for IO)
- For $k \leftarrow 0$ to N
 - for $e_{i,j} \in E$
 - $u_j \leftarrow \min(u_i, u_j + w(e_{i,j}))$
- For $e_{i,j} \in E$ //still update \rightarrow negative cycle
 - if $u_i > u_j + w(e_{i,j})$
 - cycles detected

Penn ESE535 Spring 2011 – DeHon

20


Apply to Example



Penn ESE535 Spring 2011 – DeHon

21


Try $c=1$



Penn ESE535 Spring 2011 – DeHon

22


Try $c=2$



Penn ESE535 Spring 2011 – DeHon

23

Apply: Find Lags




Shortest paths?

Penn ESE535 Spring 2011 – DeHon

24

Apply: Lags




Penn ESE535 Spring 2011 – DeHon

25

Apply: Lags


- Take cell



Penn ESE535 Spring 2011 – DeHon

26


Apply: Move Registers



Penn ESE535 Spring 2011 – DeHon

27

Apply: Retimed Design



Penn ESE535 Spring 2011 – DeHon

28

Questions?

Penn ESE535 Spring 2011 – DeHon

29


Pipelining

- We can use this retiming to pipeline
- Assume we have enough (infinite supply) registers at edge of circuit
- Retime them into circuit

Penn ESE535 Spring 2011 – DeHon


30

C>1 → Pipeline




31

Add Registers




Draw G



Setup
G-1/c
c=1


32

Add Registers



33


Lags?



Penn ESE535 Spring 2011 -- DeHon

34


Pipeline Retiming: Lag



Penn ESE535 Spring 2011 -- DeHon

35

Move Registers





Penn ESE535 Spring 2011 -- DeHon

36

Compute new weights
(move registers)

Pipelined Retimed



Penn ESE535 Spring 2011 – DeHon

37

Note


- Algorithm/examples shown
 - for special case of unit-delay nodes
- For general delay,
 - a bit more complicated
 - still polynomial

Penn ESE535 Spring 2011 – DeHon


38

Initial State

- What about initial state?




What should initial value be?




Penn ESE535 Spring 2011 – DeHon

39

Initial State




What should initial value be?



Penn ESE535 Spring 2011 – DeHon

40

Initial State




What should initial values be?

In general, constraints \rightarrow satisfiable?

Penn ESE535 Spring 2011 – DeHon

41

Initial State




What should initial values be?

Penn ESE535 Spring 2011 – DeHon

42

Initial State



Penn ESE535 Spring 2011 – DeHon

43


Initial State

- Cannot always get exactly the same initial state behavior on the retimed circuit
 - without additional care in the retiming transformation
 - sometimes have to modify structure of retiming to preserve initial behavior
- Only a problem for startup transient
 - if you're willing to clock to get into initial state, not a limitation

Penn ESE535 Spring 2011 – DeHon

44

Minimize Registers



Penn ESE535 Spring 2011 – DeHon

45

Minimize Registers

- Number of registers: $\sum w(e)$
- After retime: $\sum w(e) + \sum (FI(v)-FO(v))lag(v)$
- delta only in lags
- So want to minimize: $\sum (FI(v)-FO(v))lag(v)$
 - subject to earlier constraints
 - non-negative register weights, delays
 - positive cycle counts

Penn ESE535 Spring 2011 – DeHon

46

Minimize Registers → ILP

- So want to minimize: $\sum (FI(v)-FO(v))lag(v)$
 - subject to earlier constraints
 - non-negative register weights, delays
 - positive cycle counts
- $FI(v)-FO(V)$ is a constant c_v
 - Minimize $\sum(c_v * lag(v))$
 - $w(e_i) + lag(\text{head}(e_i)) - lag(\text{tail}(e_i)) > 0$

Penn ESE535 Spring 2011 – DeHon

47

Minimize Registers: ILP → flow

- Can be formulated as flow problem
- Can add cycle time constraints to flow problem
- Time: $O(|V||E|\log(|V|)\log(|V|^2/|E|))$

Penn ESE535 Spring 2011 – DeHon

48

Summary

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in $O(|V||E|)$ time
- Also
 - Minimize registers
- Watch out for initial values

Admin

- Milestone Monday
- Will try to send some feedback from milestone 1 today or tomorrow
- Reading for Wednesday online

Big Ideas

- Exploit freedom
- Formulate transformations (lag assignment)
- Express legality constraints
- Technique:
 - graph algorithms
 - network flow