


ESE535: Electronic Design Automation

Day 23: April 13, 2011
Retiming



Today

- Retiming
 - Cycle time (clock period)
 - Initial states
 - Register minimization




Task

- Move registers to:
 - Preserve semantics
 - Minimize path length between registers
 - Reduce cycle time
 - ...while minimizing number of registers required

Example: Same Semantics

- Externally: no observable difference








Problem

- **Given:** clocked circuit
- **Goal:** minimize clock period without changing (observable) behavior
- *i.e.* minimize maximum delay between any pair of registers
- **Freedom:** move placement of internal registers

Other Goals

- Minimize number of registers in circuit
- Achieve target cycle time
- Minimize number of registers while achieving target cycle time
- ...start talking about minimizing cycle...



- ### Valid Retiming
- Retiming is valid as long as:
 - $\forall e$ in graph
 - $\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e)) \geq 0$
 - Assuming original circuit was a valid synchronous circuit, this guarantees:
 - non-negative register weights on all edges
 - no travel backward in time :-)
 - all cycles have strictly positive register counts
 - propagation delay on each vertex is non-negative (assumed 1 for today)
- Penn ESE535 Spring 2011 -- DeHon 12

Retiming Task


- Move registers \equiv assign lags to nodes
 - lags define all locally legal moves
- Preserving non-negative edge weights
 - (previous slide)
 - guarantees collection of lags remains consistent globally

Penn ESE535 Spring 2011 -- DeHon

13

Retiming Transformation

- Properties invariant to retiming
 1. number of registers around a cycle
 2. delay along a cycle
- Cycle of length P must have
 - at least P/c registers on it to be retimeable to cycle c
 - Can be computed from invariant above



Penn ESE535 Spring 2011 -- DeHon

14


Optimal Retiming

- There is a retiming of
 - graph G
 - w/ clock cycle c
 - iff $G-1/c$ has no cycles with negative edge weights
- $G-\alpha \equiv$ subtract α from each edge weight

Penn ESE535 Spring 2011 -- DeHon

15

$G-1/c$



Penn ESE535 Spring 2011 -- DeHon

16


$1/c$ Intuition

- Want to place a register every c delay units
- Each register adds one
- Each delay subtracts $1/c$
- As long as remains more positives than negatives around all cycles
 - can move registers to accommodate
 - Captures the $\text{regs} = P/c$ constraints

Penn ESE535 Spring 2011 -- DeHon

17

$G-1/c$



Penn ESE535 Spring 2011 -- DeHon

18

Compute Retiming

- $Lag(v)$ = shortest path to I/O in $G-1/c$
- Compute shortest paths in $O(|V||E|)$
 - Bellman-Ford
 - also use to detect negative weight cycles when c too small

Penn ESE535 Spring 2011 -- DeHon

19


Bellman Ford

- For $l \leftarrow 0$ to N
 - $u_l \leftarrow -\infty$ (except $u_l=0$ for IO)
- For $k \leftarrow 0$ to N
 - for $e_{ij} \in E$
 - $u_i \leftarrow \min(u_i, u_j + w(e_{ij}))$
- For $e_{ij} \in E$ //still update \rightarrow negative cycle
 - if $u_i > u_j + w(e_{ij})$
 - cycles detected

Penn ESE535 Spring 2011 -- DeHon

20


Apply to Example



Penn ESE535 Spring 2011 -- DeHon

21

Try $c=1$




Draw $G-1$
Negative cycles?

Penn ESE535 Spring 2011 -- DeHon

22

Try $c=2$




Draw $G-0.5$
Negative cycles?

Penn ESE535 Spring 2011 -- DeHon

23

Apply: Find Lags




Shortest paths?

Penn ESE535 Spring 2011 -- DeHon


24

Apply: Lags




Apply: Lags


- Take ceil



Apply: Move Registers



Apply: Retimed Design




Questions?

Pipelining

- We can use this retiming to pipeline
- Assume we have enough (infinite supply) registers at edge of circuit
- Retime them into circuit


C>1 → Pipeline




Penn ESE535 Spring 2011 -- DeHon

31

Add Registers



Draw G





Setup
G-1/c
c=1


Penn ESE535 Spring 2011 -- DeHon

32

Add Registers




Minimum n ?



Penn ESE535 Spring 2011 -- DeHon

33

Lags?




Penn ESE535 Spring 2011 -- DeHon

34

Pipeline Retiming: Lag


n=5



Penn ESE535 Spring 2011 -- DeHon

35

Move Registers




Compute new weights
(move registers)

Penn ESE535 Spring 2011 -- DeHon

36

Pipelined Retimed



Penn ESE535 Spring 2011 -- DeHon

37

Note


- Algorithm/examples shown
 - for special case of unit-delay nodes
- For general delay,
 - a bit more complicated
 - still polynomial

Penn ESE535 Spring 2011 -- DeHon

38

Initial State



- What about initial state?



Penn ESE535 Spring 2011 -- DeHon

39


Initial State



Penn ESE535 Spring 2011 -- DeHon

40

Initial State




In general, constraints \rightarrow satisfiable?

Penn ESE535 Spring 2011 -- DeHon

41

Initial State



Penn ESE535 Spring 2011 -- DeHon

42

Initial State

Cycle1: 1
Cycle2: $/(0*/in)=1$

Cycle1: $/init$
Cycle2: $/(/init*/in)=in+init$

What should init be?

init=0	init=1
Cycle1: 1	Cycle1: 0
Cycle2: $/(/init*/in)=in$	Cycle2: $/(/init*/in)=1$

Penn ESE535 Spring 2011 -- DeHon 43

Initial State

- Cannot always get exactly the same initial state behavior on the retimed circuit
 - without additional care in the retiming transformation
 - sometimes have to modify structure of retiming to preserve initial behavior
- Only a problem for startup transient
 - if you're willing to clock to get into initial state, not a limitation

Penn ESE535 Spring 2011 -- DeHon 44

Minimize Registers

Penn ESE535 Spring 2011 -- DeHon 45

Minimize Registers

- Number of registers: $\sum w(e)$
- After retime: $\sum w(e) + \sum (FI(v) - FO(v))lag(v)$
- delta only in lags
- So want to minimize: $\sum (FI(v) - FO(v))lag(v)$
 - subject to earlier constraints
 - non-negative register weights, delays
 - positive cycle counts

Penn ESE535 Spring 2011 -- DeHon 46

Minimize Registers \rightarrow ILP

- So want to minimize: $\sum (FI(v) - FO(v))lag(v)$
 - subject to earlier constraints
 - non-negative register weights, delays
 - positive cycle counts
- $FI(v) - FO(v)$ is a constant c_v
 - Minimize $\sum (c_v * lag(v))$
 - $w(e_i) + lag(head(e_i)) - lag(tail(e_i)) > 0$

Penn ESE535 Spring 2011 -- DeHon 47

Minimize Registers: ILP \rightarrow flow

- Can be formulated as flow problem
- Can add cycle time constraints to flow problem
- Time: $O(|V||E|\log(|V|)\log(|V|^2/|E|))$

Penn ESE535 Spring 2011 -- DeHon 48

Summary

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in $O(|V||E|)$ time
- Also
 - Minimize registers
- Watch out for initial values

Admin

- Milestone Monday
- Will try to send some feedback from milestone 1 today or tomorrow
- Reading for Wednesday online

Big Ideas

- Exploit freedom
- Formulate transformations (lag assignment)
- Express legality constraints
- Technique:
 - graph algorithms
 - network flow