

ESE535: Electronic Design Automation


Day 2: January 19, 2011
Covering

Work preclass exercise



Today: Covering Problem

- Implement a "gate-level" netlist in terms of some library of primitives
- General Formulation
 - Make it easy to change technology
 - Make it easy to experiment with library requirements
 - Evaluate benefits of new cells...
 - Evaluate architecture with different primitives



Input

1. netlist (logical circuit)
 2. library
- represent both in normal form:
 - nand gate
 - inverters

Elements of a library - 1


	Element/Area Cost	Tree Representation (normal form)
INVERTER	2	
NAND2	3	
NAND3	4	
NAND4	5	

Example: Keutzer

Elements of a library - 2

	Element/Area Cost	Tree Representation (normal form)
AOI21	4	
AOI22	5	

Input Circuit Netlist



- Each wire is a network (net).
- Each net has a single source (the gate that drives it).
- In general, net may have multiple sinks (gates that take as input)

Input Circuit Netlist

"subject DAG"

- A list of the nets (netlist) fully describes the circuit
 - 0 nand 1 6
 - 1 inv 2
 - 2 nand 3 4

Penn ESE535 Spring2011 -- DeHon 7

Problem Statement

Find an "optimal" (in area, delay, power) mapping of this circuit (DAG)

into this library

Penn ESE535 Spring2011 -- DeHon 8

Why covering now?

- Nice/simple cost model
- Problem can be solved well
 - somewhat clever solution
- General/powerful technique
- Show off special cases
 - harder/easier cases
- Show off things that make hard
- Show off bounding

Penn ESE535 Spring2008 -- DeHon 9

What's the problem? Trivial Covering

subject DAG

7	NAND2 (3) = 21
5	INV (2) = 10
Area cost 31	

Penn ESE535 Spring2011 -- DeHon 10

Cost Models

Penn ESE535 Spring2011 -- DeHon 11


Cost Model: Area

- **Assume:** Area in gates
- or, at least, can pick an area/gate
 - so proportional to gates
- *e.g.*
 - Standard Cell design
 - Standard Cell/route over cell
 - Gate array

Penn ESE535 Spring2011 -- DeHon 12

Standard Cells


- Lay out gates so that heights match
 - Rows of adjacent cells
 - Standardized sizes
- Motivation: ease place and route



Penn ESE370 Fall 2010 – Townley (DeHon)

13


Standard Cell Area



Penn ESE535 Spring2011 – DeHon

14

Standard Cell Area



Penn ESE370 Fall 2010 – Townley (DeHon)


Cost Model: Delay

- Delay in gates
 - at least assignable to gates
 - $T_{wire} \ll T_{gate}$
 - $T_{wire} \approx \text{constant}$
 - delay exclusively/predominantly in gates
 - Gates have C_{out}, C_{in}
 - lump capacitance for output drive
 - delay $\sim T_{gate} + \text{fanout} \times C_{in}$
 - $C_{wire} \ll C_{in}$
 - or C_{wire} can lump with C_{out}/T_{gate}

Penn ESE535 Spring2011 – DeHon

16


Logic Delay



Penn ESE535 Spring2011 – DeHon

17


Parasitic Capacitances



Penn ESE535 Spring2011 – DeHon

18

Delay of Net



Penn ESE535 Spring2011 -- DeHon

19

Cost Model: Delay

• Delay in gates

- at least assignable to gates
 - $T_{wire} \ll T_{gate}$
 - $T_{wire} \sim \text{constant}$

F=22nm CMOS
 $T_{gate}(\text{inv drive 4 inv}) \sim 1\text{ps}$
 $T_{wire}(300\mu\text{m}) \sim 1\text{ps}$
 $W_{gate} \sim 0.3\mu\text{m}$

- delay exclusively/predominantly in gates

- Gates have C_{out} , C_{in}
- lump capacitance for output drive
- delay $\sim T_{gate} + \text{fanout} \times C_{in}$
- $C_{wire} \ll C_{in}$
- or C_{wire} can lump with C_{out}/T_{gate}

Penn ESE535 Spring2011 -- DeHon

20

Cost Models

- Why do I show you models?
 - not clear there's one "right" model
 - changes over time
 - you're going to encounter many different kinds of problems
 - want you to see formulations so can critique and develop own
 - simple cost models make problems tractable
 - are surprisingly adequate
 - simple, at least, help bound solutions
 - may be wrong today...need to rethink

Penn ESE535 Spring2011 -- DeHon

21



Approaches

Penn ESE535 Spring2011 -- DeHon

22

Greedy work?


- Greedy = pick next locally "best" choice



Penn ESE535 Spring2011 -- DeHon





23

Greedy In→Out



Penn ESE535 Spring2011 -- DeHon

24



Greedy Problem

- What happens in the future (elsewhere in circuit) will determine what should be done at this point in the circuit.
- Can't just pick best thing for now and be done.


Penn ESE535 Spring2011 -- DeHon 29

Brute force?

- Pick a node (output)
- Consider
 - all possible gates which may cover that node
 - branch on all inputs after cover
 - pick least cost node

Penn ESE535 Spring2011 -- DeHon 30

Pick a Node



Brute force?

- Pick a node (output)
- Consider
 - all possible gates which may cover that node
 - recurse on all inputs after cover
 - pick least cost node
- Explore all possible covers
 - can find optimum


Analyze brute force?

- Time?

$$T_{brute}(node) = \sum_{i=0}^{\max \text{ pattern}} \left(T_{match}(P_i) + \sum_{j=0}^{\max \text{ in}} (T_{brute}(\text{in } j)) \right)$$


- Say P patterns, constant time to match each
 - (if patterns long could be > O(1))
- P-way branch at each node...
- ...exponential
 - $O((P)^{\text{depth}})$

Structure inherent in problem to exploit?



Structure inherent in problem to exploit?

- There are only N unique nodes to cover!



Structure

- If subtree solutions do not depend on what happens outside of its subtree
 - separate tree
 - farther up tree
- Should only have to look at N nodes.
- Time(N) = N * P * T(match)
 - w/ P fixed/bounded → linear in N
 - w/ cleverness work isn't P * T(match) at every node


Idea Re-iterated

- Work from inputs
- Optimal solution to subproblem is contained in optimal, global solution
- Find optimal cover for each node
- Optimal cover:
 - examine all gates at this node
 - look at cost of gate and its inputs
 - pick least

Penn ESE535 Spring2011 -- DeHon

37



Work front-to-back



Penn ESE535 Spring2011 -- DeHon

38



Work Example (area)



Penn ESE535 Spring2011 -- DeHon

39



Work Example (area)



Penn ESE535 Spring2011 -- DeHon

40



Work Example (area)



Penn ESE535 Spring2011 -- DeHon







41







Work Example (area)















Penn ESE535 Spring2011 -- DeHon

42











Note

- There are nodes we cover which will **not** appear in final solution.

"Unused" Nodes




Dynamic Programming Solution

- Solution described is general instance of dynamic programming
- Require:
 - optimal solution to subproblems is optimal solution to whole problem
 - (all optimal solutions equally good)
 - divide-and-conquer gets same (finite/small) number of subproblems
- Same technique used for instruction selection in code generation for processors


Delay

- Similar
 - $\text{Delay}(\text{node}) = \text{Delay}(\text{gate}) + \text{Max}(\text{Delay}(\text{input}))$



DAG

- DAG = Directed Acyclic Graph
 - Distinguish from tree ($\text{tree} \subset \text{DAG}$)
 - Distinguish from cyclic Graph
 - $\text{DAG} \subset \text{Directed Graph (digraph)}$



Trees vs. DAGs

- Optimal for trees
 - why?
 - Delay
 - Area

Not optimal for DAGs

- Why?

Penn ESE535 Spring2011 -- DeHon 73

Not optimal for DAGs

- Why?

Penn ESE535 Spring2011 -- DeHon 74

Not optimal for DAGs

- Why?

Penn ESE535 Spring2011 -- DeHon 75

Not Optimal for DAGs (area)

- $Cost(N) = Cost(gate) + \sum Cost(input\ nodes)$
- think of sets
- cost is magnitude of set union
- **Problem:** minimum cost (magnitude) solution isn't necessarily the best pick
 - get interaction between subproblems
 - subproblem optimum not global...

Penn ESE535 Spring2011 -- DeHon 76

DAG Example

- Cover with 3 input gates

Penn ESE535 Spring2011 -- DeHon 77


DAG Example

- Cover with 3 input gates

Penn ESE535 Spring2011 -- DeHon 78

Not Optimal for DAGs

- Delay:
 - in fanout model, depends on problem you haven't already solved (delay of node depends on number of uses)



Penn ESE535 Spring2011 -- DeHon

79

What do people do?

- Cut DAGs at fanout nodes
- optimally solve resulting trees
- Area
 - guarantees covered once
 - get accurate costs in covering trees, made "premature" assignment of nodes to trees
- Delay
 - know where fanout is

Penn ESE535 Spring2011 -- DeHon

80

Bounding

- Tree solution give bounds (esp. for delay)
 - single path, optimal covering for delay
 - (also make tree by replicating nodes at fanout points)
- no fanout cost give bounds
 - know you can't do better
- delay bounds useful, too
 - know what you're giving up for area
 - when delay matters

Penn ESE535 Spring2011 -- DeHon

81

(Multiple Objectives?)

- Like to say, get delay, then area
 - won't get minimum area for that delay
 - algorithm only keep best delay
 - ...but best delay on off critical path piece not matter
 - ...could have accepted more delay there
 - don't know if on critical path while building subtree
 - (iterate, keep multiple solutions)

Penn ESE535 Spring2011 -- DeHon

82

Many more details...

- Implement well
- Combine criteria

Penn ESE535 Spring2011 -- DeHon

83

Admin

- Reading for today: blackboard
- Reading for Monday: online/Xplorer
- Office Hour: T4:30pm
 - Or make an appointment
- Project: C is common language
 - What will support

Penn ESE535 Spring2011 -- DeHon

84

Big Ideas

- simple cost models
- problem formulation
- identifying structure in the problem
- special structure
- characteristics that make problems hard
- bounding solutions