

ESE535: Electronic Design Automation


Day 20: April 1, 2013
FSM Equivalence Checking



Penn ESE 535 Spring 2013 -- DeHon

Today

- Sequential Verification
 - FSM equivalence
 - Issues
 - Extracting STG
 - Valid state reduction
 - Incomplete Specification



Penn ESE 535 Spring 2013 -- DeHon

2

FSM Reminder

Penn ESE 535 Spring 2013 -- DeHon

3

Finite-State Machine


- What's a FSM?
 - Or DFA = Deterministic Finite Automata?

Penn ESE 535 Spring 2013 -- DeHon

4

FSM

- Logic depends on past inputs
- Behaves differently based on state
- Logic selects outputs and next state
 - Based on inputs and current state



Penn ESE 535 Spring 2013 -- DeHon

5

FSM Examples

- What are examples where need an FSM rather than just combination logic?

Penn ESE 535 Spring 2013 -- DeHon

6

FSM Examples

- What are examples where need an FSM rather than just combination logic?
 - Parsing
 - Protocols
 - Datapath control
 - Data dependent branching

FSM Equivalence

Motivation

- Write at two levels
 - Java prototype and VHDL implementation
 - VHDL specification and gate-level implementation
- Write at high level and synthesize/optimize
 - Want to verify that synthesis/transforms did not introduce an error

Question

- Given a state machine with N states:
- How long of an input sequence do I need to visit any of the N states?
 - (i.e. if someone picks a state, how long of an input sequence might you need to select a path to that state?)

Cornerstone Result

- Given two FSM's, can test their equivalence in finite time
- *N.B.:*
 - Can visit all states in a FSM with finite input strings
 - No longer than number of states
 - Any string longer must have visited some state more than once (by pigeon-hole principle)
 - Cannot distinguish any prefix longer than number of states from some shorter prefix which eliminates cycle (pumping lemma)

FSM Equivalence

- Given same sequence of inputs
 - Returns same sequence of outputs
- Observation means can reason about finite sequence prefixes and extend to **infinite sequences** which FSMs are defined over

Equivalence

- Brute Force:
 - Generate all strings of length $|state|$
 - (for larger FSM = the one with the most states)
 - Feed to both FSMs with these strings
 - Observe any differences?
- How many such strings?
 - $|Alphabet|^{|states|}$

Penn ESE 535 Spring 2013 -- DeHon

13

Smarter

- Create composite FSM
 - Start with both FSMs
 - Connect common inputs together (Feed both FSMs)
 - XOR together outputs of two FSMs
 - Xor's will be 1 if they disagree, 0 otherwise
- Ask if the new machine ever generate a 1 on an xor output (signal disagreement)
 - Any 1 is a proof of non-equivalence
 - Never produce a 1 \rightarrow equivalent

Penn ESE 535 Spring 2013 -- DeHon

14

Creating Composite FSM

- Assume know start state for each FSM
- Each state in composite is labeled by the pair $\{S1_i, S2_j\}$
 - How many such states?
 - Compare to number of strings of length $\#states?$
- Start in $\{S1_0, S2_0\}$
- For each symbol a , create a new edge:
 - $T(a, \{S1_0, S2_0\}) \rightarrow \{S1_i, S2_j\}$
 - If $T_1(a, S1_0) \rightarrow S1_i$ and $T_2(a, S2_0) \rightarrow S2_j$
- Repeat for each composite state reached

Penn ESE 535 Spring 2013 -- DeHon

15

Composite DFA

- How much work?
 - At most $|alphabet| * |State1| * |State2|$ edges
 - $==$ work
- Can group together original edges
 - i.e. in each state compute intersections of outgoing edges
 - Really at most $|E_1| * |E_2|$

Penn ESE 535 Spring 2013 -- DeHon

16

Non-Equivalence

- State $\{S1_i, S2_j\}$ demonstrates non-equivalence iff
 - $\{S1_i, S2_j\}$ reachable
 - On some input, State $S1_i$ and $S2_j$ produce different outputs
- If $S1_i$ and $S2_j$ have the same outputs for all composite states, it is impossible to distinguish the machines
 - They are equivalent
- A **reachable** state with differing outputs
 - Implies the machines are not identical

Penn ESE 535 Spring 2013 -- DeHon

17

Empty Language

- Now that we have a composite state machine, with this construction
- **Question:** does this composite state machine ever produce a 1?
 - Is there a reachable state that has differing outputs?

Penn ESE 535 Spring 2013 -- DeHon

18

Answering Empty Language

- Start at composite start state $\{S1_0, S2_0\}$
- Search for path to a differing state
- Use any search (BFS, DFS)
- End when find differing state
 - Not equivalent
- OR when have explored entire reachable graph w/out finding
 - Are equivalent

Penn ESE 535 Spring 2013 -- DeHon

19


Reachability Search

- Worst: explore all edges at most once
 - $O(|E|) = O(|E_1| * |E_2|)$
- When we know the start states, we can combine composition construction and search
 - *i.e.* only follow edges which fill-in as search
 - (way described)

Penn ESE 535 Spring 2013 -- DeHon

20

Example



Penn ESE 535 Spring 2013 -- DeHon

21


Creating Composite FSM

- Assume know start state for each FSM
- Each state in composite is labeled by the pair $\{S1_i, S2_j\}$
- Start in $\{S1_0, S2_0\}$
- For each symbol a , create a new edge:
 - $T(a, \{S1_0, S2_0\}) \rightarrow \{S1_i, S2_j\}$
 - If $T_1(a, S1_0) \rightarrow S1_i$ and $T_2(a, S2_0) \rightarrow S2_j$
 - Check that both state machines produce same outputs on input symbol a
- Repeat for each composite state reached

Penn ESE 535 Spring 2013 -- DeHon

22

Example



Penn ESE 535 Spring 2013 -- DeHon

23

Issues to Address

- Obtaining State Transition Graph from Logic
- Incompletely specified FSM?
- Know valid (possible) states?
- Know start state?

Penn ESE 535 Spring 2013 -- DeHon

24

Getting STG from Logic

- Brute Force
 - For each state
 - For each input minterm
 - Simulate/compute output
 - Add edges
 - Compute set of states will transition to
- Smarter
 - Exploit cube grouping, search pruning
 - Cover sets of inputs together
 - Coming attraction: PODEM

Penn ESE 535 Spring 2013 -- DeHon

25

Incomplete State Specification

- Add edge for unspecified transition to
 - Single, new, terminal state
- Reachability of this state may indicate problem
 - Actually, if both transition to this new state for same cases
 - Might say are equivalent
 - Just need to distinguish one machine in this state and other not

Penn ESE 535 Spring 2013 -- DeHon

26

Valid States

- Composite state construction and reachability further show what's reachable
- So, end up finding set of valid states
 - Not all possible states from state bits

Penn ESE 535 Spring 2013 -- DeHon

27

Start State?

- Worst-case:
 - Try verifying for all possible start state pairs
 - Identify start state pairs that lead to equivalence
 - Candidate start pairs
- More likely have one (specification) where know start state
 - Only need to test with all possible start states for the other FSM

Penn ESE 535 Spring 2013 -- DeHon

28

Summary

- Finite state means
 - Can test with finite input strings
- Composition
 - Turn it into a question about a single FSM
- Reachability
 - Allows us to use poly-time search on FSM to **prove** equivalence
 - Or find differentiating input sequence

Penn ESE 535 Spring 2013 -- DeHon

29

Big Ideas

- Equivalence
 - Same observable behavior
 - Internal implementation irrelevant
 - Number/organization of states, encoding of state bits...
- Exploit structure
 - Finite DFA ... necessity of reconvergent paths
 - Structured Search – group together cubes
 - Limit to valid/reachable states
- Proving invariants vs. empirical verification

Penn ESE 535 Spring 2013 -- DeHon

30

Time Permitting

Try to cleanup some of
Wednesday's lecture....
(FSM Encoding)

Two Issues

- Input Coding
 - Use a single input cube to select an output
 - Capture the union of things that behave similarly on a single cube
- Output Coding
 - Only need to cover the 1's
 - Share logic producing 1's between states

Day 19 Preclass

What input cases produce
same output?

Current State	Input	Next State
ST1	0	ST2
ST1	1	ST3
ST2	0	ST2
ST2	1	ST1
ST3	0	ST3
ST3	1	ST1

Day 19 Preclass

Produce same output?

Current State	Input	Next State
ST1	0	ST2
ST1	1	ST3
ST2	0	ST2
ST2	1	ST1
ST3	0	ST3
ST3	1	ST1

Day 19 Preclass

Current State	Input	Next State
ST1	0	ST2
ST1	1	ST3
ST2	0	ST2
ST2	1	ST1
ST3	0	ST3
ST3	1	ST1

Day 19 Preclass

Current State	Input	Next State
ST1+ST2	0	ST2
ST1	1	ST3
ST2	0	ST2
ST2+ST3	1	ST1
ST3	0	ST3
ST3	1	ST1

- If we can code ST1+ST2 and ST2+ST3 as cubes, we can save due to input encodings.
- How could we make these cubes?
 - 3b state code?
 - 2b state code?

Day 19 Preclass

Current State	Input	Next State
ST1+ST2	0	ST2
ST1	1	ST3
ST2+ST3	1	ST1
ST3	0	ST3

- Assume 2 bit state code
- How many Pterms if ST3=00?
 - (and assume get input groupings on cube)
- How many if ST3=11?
- What's a good code?

Admin

- Assignment 6 due today
 - Will try to get quick feedback
- Reading for next two lectures on blackboard