

ESE535: Electronic Design Automation


Day 24: April 15, 2013
Retiming



Penn ESE535 Spring 2013 -- DeHon

Today

- Retiming
 - Cycle time (clock period)
 - Initial states
 - Register minimization



Penn ESE535 Spring 2013 -- DeHon

2

Task


- Move registers to:
 - Preserve semantics
 - Minimize path length between registers
 - Reduce cycle time
 - ...while minimizing number of registers required

Penn ESE535 Spring 2013 -- DeHon

3

Example: Same Semantics


- Externally: no observable difference



Penn ESE535 Spring 2013 -- DeHon

4

Preclass 1



Penn ESE535 Spring 2013 -- DeHon

5

Problem

- **Given:** clocked circuit
- **Goal:** minimize clock period without changing (observable) behavior
- */i.e.* minimize maximum delay between any pair of registers
- **Freedom:** move placement of internal registers

Penn ESE535 Spring 2013 -- DeHon

6


Other Goals

- Minimize number of registers in circuit
- Achieve target cycle time
- Minimize number of registers while achieving target cycle time
- ...start talking about minimizing cycle...

Penn ESE535 Spring 2013 -- DeHon

7

Preclass 2 Example



Path Length (L) ?


Can we do better?

Penn ESE535 Spring 2013 -- DeHon

8

Legal Register Moves


- Retiming Lag/Lead



Penn ESE535 Spring 2013 -- DeHon

9

Canonical Graph Representation



Separate arc for each path


Weight edges by number of registers

(weight nodes by delay through node)

Penn ESE535 Spring 2013 -- DeHon

10

Critical Path Length




Critical Path: Length of longest node path of zero weight edges

Penn ESE535 Spring 2013 -- DeHon

11

Retiming Lag/Lead



Retiming: Assign a lag to every vertex

$$\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))$$

Penn ESE535 Spring 2013 -- DeHon

12

Valid Retiming

- Retiming is valid as long as:
 - $\forall e$ in graph
 - $\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e)) \geq 0$
- Assuming original circuit was a valid synchronous circuit, this guarantees:
 - non-negative register weights on all edges
 - no travel backward in time :-)
 - all cycles have strictly positive register counts
 - propagation delay on each vertex is non-negative (assumed 1 for today)

Penn ESE535 Spring 2013 -- DeHon

13

Retiming Task


- Move registers $\equiv$ assign lags to nodes
 - lags define all locally legal moves
- Preserving non-negative edge weights
 - (previous slide)
 - guarantees collection of lags remains consistent globally

Penn ESE535 Spring 2013 -- DeHon

14

Retiming Transformation

- Properties invariant to retiming
 - number of registers around a cycle
 - delay along a cycle
- Cycle of length P must have
 - at least P/c registers on it to be retimed to cycle c
 - Can be computed from invariant above



Penn ESE535 Spring 2013 -- DeHon

15


Optimal Retiming

- There is a retiming of
 - graph G
 - w/ clock cycle c
 - iff $G - 1/c$ has no cycles with negative edge weights
- $G - \alpha \equiv$ subtract α from each edge weight

Penn ESE535 Spring 2013 -- DeHon

16

$G - 1/c$



Penn ESE535 Spring 2013 -- DeHon

17


$1/c$ Intuition

- Want to place a register every c delay units
- Each register adds one
- Each delay subtracts $1/c$
- As long as remains more positives than negatives around all cycles
 - can move registers to accommodate
 - Captures the $\text{regs} = P/c$ constraints

Penn ESE535 Spring 2013 -- DeHon

18


Illustrate with Pipeline Case



Penn ESE535 Spring 2013 -- DeHon

19

$G-1/c$



Penn ESE535 Spring 2013 -- DeHon

20

Compute Retiming

- $\text{Lag}(v)$ = shortest path to I/O in $G-1/c$
- Compute shortest paths in $O(|V||E|)$
 - Bellman-Ford
 - also use to detect negative weight cycles when c too small

Penn ESE535 Spring 2013 -- DeHon

21


Bellman Ford

- For $l \leftarrow 0$ to N
 - $u_l \leftarrow \infty$ (except $u_l = 0$ for IO)
- For $k \leftarrow 0$ to N
 - for $e_{i,j} \in E$
 - $u_i \leftarrow \min(u_i, u_j + w(e_{i,j}))$
- For $e_{i,j} \in E$ *//still update $\rightarrow$ negative cycle*
 - if $u_i > u_j + w(e_{i,j})$
 - cycles detected

Penn ESE535 Spring 2013 -- DeHon

22


Apply to Example



Penn ESE535 Spring 2013 -- DeHon







23





Try $c=1$



Penn ESE535 Spring 2013 -- DeHon

24





Summary So Far

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in $O(|V||E|)$ time
 - Using a shortest path search

Penn ESE535 Spring 2013 -- DeHon

35

Questions?

Penn ESE535 Spring 2013 -- DeHon

36


Pipelining

- We can use this retiming to pipeline
- Assume we have enough (infinite supply) registers at edge of circuit
- Retime them into circuit

Penn ESE535 Spring 2013 -- DeHon

37


$C > 1 \rightarrow$ Pipeline




Penn ESE535 Spring 2013 -- DeHon

38

Add Registers



Draw G




Setup
 $G-1/c$
 $c=1$


Penn ESE535 Spring 2013 -- DeHon

39

Add Registers




Minimum n ?



Penn ESE535 Spring 2013 -- DeHon

40

Lags?




Penn ESE535 Spring 2013 -- DeHon

41

Pipeline Retiming: Lag


$n=5$



Penn ESE535 Spring 2013 -- DeHon

42

Move Registers





Compute new weights
(move registers)

Penn ESE535 Spring 2013 -- DeHon

43

Pipelined Retimed

$n=5$



Penn ESE535 Spring 2013 -- DeHon

44

Note


- Algorithm/examples shown
 - for special case of unit-delay nodes
- For general delay,
 - a bit more complicated
 - still polynomial

Penn ESE535 Spring 2013 -- DeHon


45

Initial State

- What about initial state?




What should initial value be?




Penn ESE535 Spring 2013 -- DeHon

46

Initial State




What should initial value be?



Penn ESE535 Spring 2013 -- DeHon

47

Initial State



What should initial values be?

In general, constraints $\rightarrow$ satisfiable?

Penn ESE535 Spring 2013 -- DeHon

48

Initial State

0

0

0, 1?

1

0

What should initial values be?

Penn ESE535 Spring 2013 -- DeHon

49

Penn ESE535 Spring 2013 -- DeHon

49

Initial State

The top diagram shows a D flip-flop circuit. The D input is connected to a red box labeled '1'. The clock input is connected to a red box labeled '0'. The output is connected to a red box labeled '1'. The circuit consists of a D flip-flop (pink rectangle) with a clock input (triangle) and a D input. The output is connected to a red box labeled '1'.

Cycle1: 1
Cycle2: $/(0*/in)=1$

The bottom diagram shows a D flip-flop circuit. The D input is connected to a red box labeled '?'. The clock input is connected to a red box labeled 'init'. The output is connected to a red box labeled 'init'. The circuit consists of a D flip-flop (pink rectangle) with a clock input (triangle) and a D input. The output is connected to a red box labeled 'init'.

Cycle1: $/init$
Cycle2: $/(/init*/in)=in+init$

What should init be?

init=0
Cycle1: 1
Cycle2: $/(/init*/in)=in$

init=1
Cycle1: 0
Cycle2: $/(/init*/in)=1$

Penn ESE535 Spring 2013 – DeHon

50

Penn ESE535 Spring 2013 – DeHon

50

Initial State

- Cannot always get exactly the same initial state behavior on the retimed circuit
 - without additional care in the retiming transformation
 - sometimes have to modify structure of retiming to preserve initial behavior
- Only a problem for startup transient
 - if you're willing to clock to get into initial state, not a limitation

Penn ESE535 Spring 2013 -- DeHon

51

Minimize Registers

The diagram illustrates a digital circuit designed to minimize the number of registers. It consists of two identical stages. Each stage has two inputs (top and bottom) and two outputs (top and bottom). The top input is connected to a red block, and the bottom input is connected to a red block. The top output is connected to a red block, and the bottom output is connected to a red block. The circuit uses AND gates (green) and OR gates (blue) to implement the logic. The top output of each stage is connected to the top input of the next stage, and the bottom output of each stage is connected to the bottom input of the next stage. The circuit is designed to minimize the number of registers used.

Penn ESE535 Spring 2013 – DeHon

52

Penn ESE535 Spring 2013 -- DeHon

52

Minimize Registers

- Number of registers: $\sum w(e)$
- After retiming: $\sum w(e) + \sum (FI(v) - FO(v)) \text{lag}(v)$
- delta only in lags
- So want to minimize: $\sum (FI(v) - FO(v)) \text{lag}(v)$
 - subject to earlier constraints
 - non-negative register weights, delays
 - positive cycle counts

Penn ESE535 Spring 2013 -- DeHon

53

Minimize Registers $\rightarrow$ ILP

- So want to minimize: $\sum (FI(v)-FO(v))\text{lag}(v)$
 - subject to earlier constraints
 - non-negative register weights, delays
 - positive cycle counts
- $FI(v)-FO(v)$ is a constant c_v
 - Minimize $\sum (c_v * \text{lag}(v))$
 - $w(e_i) + \text{lag}(\text{head}(e_i)) - \text{lag}(\text{tail}(e_i)) > 0$

Penn ESE535 Spring 2013 – DeHon

54

Penn ESE535 Spring 2013 -- DeHon

54 |

Minimize Registers: ILP $\rightarrow$ flow

- Can be formulated as flow problem
- Can add cycle time constraints to flow problem
- Time: $O(|V||E|\log(|V|)\log(|V|^2|E|))$

Summary

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in $O(|V||E|)$ time
- Also
 - Minimize registers
- Watch out for initial values

Big Ideas

- Exploit freedom
- Formulate transformations (lag assignment)
- Express legality constraints
- Technique:
 - graph algorithms
 - network flow

Admin

- Reading for Wednesday online