

ESE535: Electronic Design Automation


Day 3: January 16, 2013
Scheduled Operator Sharing



Penn ESE535 Spring 2013 -- DeHon

Today

- Sharing Resources
- Area-Time Tradeoffs
- Throughput vs. Latency
- VLIW Architectures
- Scheduling (introduce)



Penn ESE535 Spring 2013 -- DeHon

2


Compute Function

- Compute:
 $y = Ax^2 + Bx + C$
- Assume
 - $D(\text{Mpy}) > D(\text{Add})$
 - $A(\text{Mpy}) > A(\text{Add})$

Penn ESE535 Spring 2013 -- DeHon

3

Spatial Quadratic



- $A(\text{Quad}) = 3 \cdot A(\text{Mpy}) + 2 \cdot A(\text{Add})$

Penn ESE535 Spring 2013 -- DeHon

4

Latency vs. Throughput

- **Latency:** Delay from inputs to output(s)
- **Throughput:** Rate at which can introduce new set of inputs

Penn ESE535 Spring 2013 -- DeHon

5


Washer/Dryer Example

- 1 Washer Takes 30 minutes
- 1 Dryer Takes 45 minutes
- How long to do one load of wash?
– → Wash latency
- How long to do 5 loads of wash?
- Wash Throughput?

Penn ESE535 Spring 2013 -- DeHon

6

Spatial Quadratic



Latency?


- $D(\text{Quad}) = 2 \cdot D(\text{Mpy}) + D(\text{Add}) = 21$
- Throughput $1/(2 \cdot D(\text{Mpy}) + D(\text{Add})) = 1/21$
- $A(\text{Quad}) = 3 \cdot A(\text{Mpy}) + 2 \cdot A(\text{Add}) = 32$

Penn ESE535 Spring 2013 -- DeHon

7


Synchronous Discipline

- Compute
 - From registers
 - Through combinational logic
 - To new values for registers
- Delay through logic sets a lower bound on the duration of each clock – the clock **cycle**



Penn ESE370 Fall2012 -- DeHon

Pipelined Spatial Quadratic



- $D(\text{Quad}) = 3 \cdot D(\text{Mpy}) = 30$
- Throughput = $1/D(\text{Mpy}) = 1/10$
- $A(\text{Quad}) = 3 \cdot A(\text{Mpy}) + 2 \cdot A(\text{Add}) + 6A(\text{Reg}) = 35$

Penn ESE535 Spring 2013 -- DeHon

9

Quadratic with Single Multiplier and Adder?


- We've seen reuse to perform the **same** operation
 - pipelining
- We can also reuse a resource in time to perform a different role.
 - Here: $x \cdot x$, $A \cdot (x \cdot x)$, $B \cdot x$
 - also: $(Bx) + c$, $(A \cdot x \cdot x) + (Bx + c)$

Penn ESE535 Spring 2013 -- DeHon

10

Quadratic Datapath

- Start with one of each operation




Penn ESE535 Spring 2013 -- DeHon

11

Multiplexer

- Gate allows us to select data from multiple sources

- Mux
 - For short




- Useful when sharing operators

Penn ESE535 Spring 2011 -- DeHon

12

Quadratic Datapath

- Multiplier serves multiple roles
 - x^2
 - $A(x^2)$
 - Bx
- Use multiplexer to steer data (switch interconnections)
 - $A(\text{mux}) < A(\text{multiply})$




Penn ESE535 Spring 2013 -- DeHon

13

Quadratic Datapath


- Multiplier serves multiple roles
 - x^2
 - $A(x^2)$
 - Bx
- x, x^2
- x, A, B



Penn ESE535 Spring 2013 -- DeHon

Quadratic Datapath


- Multiplier serves multiple roles
 - x^2
 - $A(x^2)$
 - Bx
- x, x^2
- x, A, B



Penn ESE535 Spring 2013 -- DeHon


Quadratic Datapath

- Adder serves multiple roles
 - $(Bx) + c$
 - $(A^2 x^2) + (Bx + c)$
- one always mpy output
- $C, Bx + C$



Penn ESE535 Spring 2013 -- DeHon


Quadratic Datapath



Penn ESE535 Spring

Quadratic Datapath


- Add input register for x



Penn ESE535 Spring 2013 -- DeHon

Cycle Impact?

- Need more cycles
- How about the delay of each cycle?
 - Add mux delay
 - Register setup/hold time, clock skew
 - Limited by slowest operation
 - Cycle?



$$D(Mpy) + 2 * D(Mux2) = 10.2$$


19

Quadratic Control

- Now, we just need to control the datapath
- What control?

- Control:

- LD x
- LD x*x
- MA Select
- MB Select
- AB Select
- LD Bx+C
- LD Y




Penn ESE535 Spring 2013 -- DeHon

Quadratic Control

1. LD_X
2. MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
3. MA_SEL=x, MB_SEL[1:0]=B
4. AB_SEL=C, MA_SEL=x*x, MB_SEL=A, LD_Bx+C
5. AB_SEL=Bx+C, LD_Y


[Could combine 1 and 5 and do in 4 cycles; analysis that follows assume 5 as shown.]



Penn ESE535 Spring 2013 -- DeHon

Quadratic Memory Control


1. LD_X
2. MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
3. MA_SEL=x, MB_SEL[1:0]=B
4. AB_SEL=C, MA_SEL=x*x, MB_SEL=A, LD_Bx+C
5. AB_SEL=Bx+C, LD_Y



Penn ESE535 Spring 2013 -- DeHon

Quadratic Datapath


- Latency/Throughput/Area?
- Latency: $5 * (D(MPY) + D(mux3)) = 51$
- Throughput: $1/Latency \approx 0.02$
- Area: $A(Mpy) + A(Add) + 5 * A(Reg) + 2 * A(Mux2) + A(Mux3) + A(Imem) = 17.5 + A(Imem)$



Penn ESE535 Spring 2013 -- DeHon

23

Quadratic with 2 Mult, 1 Add





step	X	X	+
1	X*X	B*X	
2	A*(X*X)	(B*X)+C	
3		(A*X*X)+(B*X)+C	

- Latency/Throughput/Area?

Penn ESE535 Spring 2013 -- DeHon




24



Registers → Memory


- Generally can see many registers
- If # registers \gg physical operators
 - Only need to access a few at a time
- Group registers into memory banks

Penn ESE535 Spring 2013 -- DeHon



Cycle Impact?

- Add mux delay
- Register setup/hold time, clock skew
- Memory read/write
 - Could pipeline
 - Impact?
 - Latency
 - Throughput?



Penn ESE535 Spring 2013 -- DeHon

31

Impact

- When have big operators
 - Like multiplier
- Can share them to reduce area
 - At cost of throughput
 - Maybe at cost of latency, energy
- This gives a rich trade space

Penn ESE535 Spring 2013 -- DeHon

32

Details

- At extreme, number of “big” operators is dominant cost
 - Total number for area
 - Number in path for delay
- Does cost additional area, delay to share them
 - sometimes a lower order cost

Penn ESE535 Spring 2013 -- DeHon

33


VLIW

- Very Long Instruction Word
- Set of operators
 - Parameterize number, distribution (X, +, sqrt...)
 - More operators → less time, more area
 - Fewer operators → more time, less area
- Memories for intermediate state
- Memory for “long” instructions
- **Schedule** compute task
- General framework for specializing to problem
 - Wiring, memories get expensive
 - Opportunity for further optimizations
- General way to tradeoff area and time

Penn ESE535 Spring 2013 -- DeHon

34

VLIW




Penn ESE535 Spring 2013 -- DeHon

35

Review

- Reuse physical operators in time
- Share operators in different roles
- Allows us to reduce area at expense of increasing time
- Area-Time tradeoff
- Pay some sharing overhead
 - Muxes, memory
- VLIW – general formulation for shared datapaths




Penn ESE535 Spring 2013 -- DeHon

36

Design Automation

Sets up two problems for us:

- Provisioning
 - (Architecture Selection)
 - After Spring Break
- Scheduling
 - Start introducing now
 - Next two lectures




Penn ESE535 Spring 2013 -- DeHon

37

General Problem

- Resources are not free
 - Wires, io ports
 - Functional units
 - LUTs, ALUs, Multipliers,
 - Memory access ports
 - State elements
 - memory locations
 - Registers
 - Flip-flop
 - loadable master-slave latch
 - Multiplexers (mux)



Penn ESE535 Spring 2011 -- DeHon

38


Trick/Technique

- Resources can be shared (reused) in time
- Sharing resources can reduce
 - instantaneous resource requirements
 - total costs (area)
- **Pattern:** scheduled operator sharing

Penn ESE535 Spring 2011 -- DeHon

39

Example




Penn ESE535 Spring 2011 -- DeHon

40

Example

Assume unit delay operators.
How many operators do I need to evaluate this computation
in ~5 time units.



Penn ESE535 Spring 2011 -- DeHon

41


Sharing

- Does not have to increase delay
 - w/ careful time assignment
 - can often reduce peak resource requirements
 - while obtaining original (unshared) delay
- **Alternately:** Minimize delay given fixed resources

Penn ESE535 Spring 2011 -- DeHon

42


Schedule Examples



Penn ESE535 Spring 2011 -- DeHon

43

More Schedule Examples



Penn ESE535 Spring 2011 -- DeHon

44


Scheduling

- **Task:** assign time slots (and resources) to operations
 - **time-constrained:** minimizing peak resource requirements
 - *n.b.* time-constrained, not always constrained to minimum execution time
 - **resource-constrained:** minimizing execution time

Penn ESE535 Spring 2011 -- DeHon

45

Resource-Time Example



Penn ESE535 Spring 2011 -- DeHon

46

Scheduling Use

- Very general problem formulation
 - HDL/Behavioral → RTL
 - Register/Memory allocation/scheduling
 - Instruction/Functional Unit scheduling
 - Processor tasks
 - Time-Switched Routing
 - TDMA, bus scheduling, static routing
 - Routing (share channel)

Penn ESE535 Spring 2011 -- DeHon

47

Two Types (1)

- **Data independent**
 - graph static
 - resource requirements and execution time
 - independent of data
 - schedule statically
 - maybe bounded-time guarantees
 - typical ECAD problem

Penn ESE535 Spring 2011 -- DeHon

48

Two Types (2)

- **Data Dependent**
 - execution time of operators variable
 - depend on data
 - flow/requirement of operators data dependent
 - if cannot bound range of variation
 - must schedule online/dynamically
 - cannot guarantee bounded-time
 - general case (i.e. halting problem)
 - typical “General-Purpose” (non-real-time) OS problem

Penn ESE535 Spring 2011 -- DeHon

49

Unbounded Resource Problem

- **Easy:**
 - compute ASAP schedule (*next slide*)
 - i.e. schedule everything as soon as predecessors allow
 - will achieve minimum time
 - won't achieve minimum area
 - (meet resource bounds)

Penn ESE535 Spring 2011 -- DeHon

50


ASAP Schedule As Soon As Possible (ASAP)

- For each input
 - mark input on successor
 - if successor has all inputs marked, put in visit queue
- While visit queue not empty
 - pick node
 - update time-slot based on latest input
 - mark inputs of all successors, adding to visit queue when all inputs marked

Penn ESE535 Spring 2011 -- DeHon

51


ASAP Example



Penn ESE535 Spring 2011 -- DeHon

52

ASAP Example



Penn ESE535 Spring 2011 -- DeHon

53

Also Useful to Define ALAP


- As Late As Possible
- Work backward from outputs of DAG
- Also achieve minimum time w/ unbounded resources

Rework
Example

Penn ESE535 Spring 2011 -- DeHon

54

ALAP Example




Penn ESE535 Spring 2011 -- DeHon

55

ALAP and ASAP


- Difference in labeling between ASAP and ALAP is slack of node
 - Freedom to select timeslot
 - **Class theme:** exploit freedom to reduce costs
- If ASAP=ALAP, no freedom to schedule



Penn ESE535 Spring 2011 -- DeHon

56

ASAP, ALAP, Difference



Penn ESE535 Spring 2011 -- DeHon

57

Big Ideas:

- Scheduled Operator Sharing
- Area-Time Tradeoffs

Penn ESE535 Spring 2013 -- DeHon

58

Admin

- Assignment 1 out today
 - Grab from syllabus
 - Due next Monday
 - Includes Tools warmup
- Reading for Wednesday online

Penn ESE535 Spring 2013 -- DeHon

59