


# ESE535: Electronic Design Automation

Day 3: January 16, 2013  
Scheduled Operator Sharing



## Today


- Sharing Resources
- Area-Time Tradeoffs
- Throughput vs. Latency
- VLIW Architectures
- Scheduling (introduce)



## Compute Function

- Compute:  
 $y = Ax^2 + Bx + C$
- Assume
  - $D(Mpy) > D(Add)$
  - $A(Mpy) > A(Add)$

## Spatial Quadratic



•  $A(Quad) = 3 * A(Mpy) + 2 * A(Add)$

## Latency vs. Throughput

- **Latency:** Delay from inputs to output(s)
- **Throughput:** Rate at which can introduce new set of inputs

## Washer/Dryer Example

- 1 Washer Takes 30 minutes
- 1 Dryer Takes 45 minutes
- How long to do one load of wash?  
→ Wash latency
- How long to do 5 loads of wash?
- Wash Throughput?

### Spatial Quadratic

Latency?

- $D(\text{Quad}) = 2 * D(\text{Mpy}) + D(\text{Add}) = 21$
- Throughput  $1 / (2 * D(\text{Mpy}) + D(\text{Add})) = 1/21$
- $A(\text{Quad}) = 3 * A(\text{Mpy}) + 2 * A(\text{Add}) = 32$

Penn ESE535 Spring 2013 -- DeHon

### Synchronous Discipline

- Compute
  - From registers
  - Through combinational logic
  - To new values for registers
- Delay through logic sets a lower bound on the duration of each clock – the clock **cycle**

Penn ESE370 Fall2012 -- DeHon

### Pipelined Spatial Quadratic

- $D(\text{Quad}) = 3 * D(\text{Mpy}) = 30$
- Throughput =  $1 / D(\text{Mpy}) = 1/10$
- $A(\text{Quad}) = 3 * A(\text{Mpy}) + 2 * A(\text{Add}) + 6A(\text{Reg}) = 35$

Penn ESE535 Spring 2013 -- DeHon

### Quadratic with Single Multiplier and Adder?

- We've seen reuse to perform the **same** operation
  - pipelining
- We can also reuse a resource in time to perform a different role.
  - Here:  $x * x$ ,  $A * (x * x)$ ,  $B * x$
  - also:  $(Bx) + c$ ,  $(A * x * x) + (Bx + c)$

Penn ESE535 Spring 2013 -- DeHon

### Quadratic Datapath

- Start with one of each operation

Penn ESE535 Spring 2013 -- DeHon


### Multiplexer

- Gate allows us to select data from multiple sources
- Mux
  - For short
- Useful when sharing operators

Penn ESE535 Spring 2011 -- DeHon

## Quadratic Datapath

- Multiplier serves multiple roles
  - $x^2$
  - $A^*(x^2)$
  - $B^*x$
- Use multiplexer to steer data (switch interconnections)
  - $A(\text{mux}) < A(\text{multiply})$




Penn ESE535 Spring 2013 -- DeHon

13

## Quadratic Datapath


- Multiplier serves multiple roles
  - $x^2$
  - $A^*(x^2)$
  - $B^*x$
- $x, x^2$
- $x, A, B$



Penn ESE535 Spring 2013 -- DeHon

## Quadratic Datapath


- Multiplier serves multiple roles
  - $x^2$
  - $A^*(x^2)$
  - $B^*x$
- $x, x^2$
- $x, A, B$



Penn ESE535 Spring 2013 -- DeHon


## Quadratic Datapath

- Adder serves multiple roles
  - $(Bx)+c$
  - $(A^*x^2)+(Bx+c)$
- one always mpy output
- $C, Bx+C$



Penn ESE535 Spring 2013 -- DeHon


## Quadratic Datapath



Penn ESE535 Spring

## Quadratic Datapath


- Add input register for  $x$



Penn ESE535 Spring 2013 -- DeHon

## Cycle Impact?

- Need more cycles
- How about the delay of each cycle?
  - Add mux delay
  - Register setup/hold time, clock skew
  - Limited by slowest operation
  - Cycle?



$D(Mpy)+2*D(Mux2) = 10.2$


19

## Quadratic Control

- Now, we just need to control the datapath
- What control?

• Control:

- LD x
- LD  $x^2x$
- MA Select
- MB Select
- AB Select
- LD  $Bx+C$
- LD Y




Penn ESE535 Spring 2013 – DeHon

## Quadratic Control

1. LD\_X
2. MA\_SEL=x, MB\_SEL[1:0]=x, LD\_  $x^2x$
3. MA\_SEL=x, MB\_SEL[1:0]=B
4. AB\_SEL=C, MA\_SEL= $x^2x$ , MB\_SEL=A, LD\_  $Bx+C$
5. AB\_SEL= $Bx+C$ , LD\_Y


[Could combine 1 and 5 and do in 4 cycles; analysis that follows assume 5 as shown.]



Penn ESE535 Spring 2013 – DeHon

## Quadratic Memory Control


1. LD\_X
2. MA\_SEL=x, MB\_SEL[1:0]=x, LD\_  $x^2x$
3. MA\_SEL=x, MB\_SEL[1:0]=B
4. AB\_SEL=C, MA\_SEL= $x^2x$ , MB\_SEL=A, LD\_  $Bx+C$
5. AB\_SEL= $Bx+C$ , LD\_Y



Penn ESE535 Spring 2013 – DeHon

## Quadratic Datapath


- Latency/Throughput/Area?
- Latency:  $5*(D(MPY)+D(mux3))=51$
- Throughput:  $1/Latency \approx 0.02$
- Area:  $A(Mpy)+A(Add)+5*A(Reg)+2*A(Mux2)+A(Mux3)+A(Imem)=17.5+A(Imem)$



Penn ESE535 Spring 2013 – DeHon

23

## Quadratic with 2 Mult, 1 Add



step	X	X	+
1	$x^2x$	$B^2x$	
2	$A*(x^2x)$		$(B^2x)+C$
3			$(A*x^2x)+(B^2x)+C$

- Latency/Throughput/Area?

Penn ESE535 Spring 2013 – DeHon

24

### Quadratic with 2 Mult, 1 Add

step	X	X	+
1	$x \cdot x$	$B \cdot x$	
2	$A \cdot (x \cdot x)$		$(B \cdot x) + C$
3			$(A \cdot x \cdot x) + (B \cdot x + C)$

- Latency =  $3 \cdot (D(\text{Mpy}) + D(\text{Mux})) = 30.3$
- Throughput =  $1/30.3 \approx 0.03$
- Area =  $2 \cdot A(\text{Mpy}) + 4 \cdot A(\text{Mux2}) + A(\text{Add}) + 3 \cdot A(\text{Reg}) = 26.5$

Penn ESE535 Spring 2013 -- DeHon

### Quadratic: Area-Time Tradeoff

Design	Area	Throughput	Latency
3M2A (pipe)	35	0.1	30
2M1A	26.5	0.03	30.3
1M1A	17.5	0.02	51

Penn ESE535 Spring 2013 -- DeHon

### Registers → Memory

- Generally can see many registers
- If # registers  $\gg$  physical operators
  - Only need to access a few at a time
- Group registers into memory banks

Penn ESE535 Spring 2013 -- DeHon

### Memory Bank Quadratic

- Store  $x$
- $x \cdot x$
- $B \cdot x$
- $A \cdot x^2$ ;  $B \cdot x + c$
- $(A \cdot x^2) + (B \cdot x + c)$

Penn ESE535 Spring 2013 -- DeHon

### Memory Bank Quadratic

- Store  $x$
- $x \cdot x$
- $B \cdot x$
- $A \cdot x^2$ ;  $B \cdot x + c$
- $(A \cdot x^2) + (B \cdot x + c)$

Penn ESE535 Spring 2013 -- DeHon

### Cycle Impact?


How cycle changed?

- Add mux delay
- Register setup/hold time, clock skew
- Memory read/write
  - Could pipeline

Penn ESE535 Spring 2013 -- DeHon

## Cycle Impact?

- Add mux delay
- Register setup/hold time, clock skew
- Memory read/write
  - Could pipeline
- Impact?
  - Latency
  - Throughput?



31

Penn ESE535 Spring 2013 -- DeHon

## Impact

- When have big operators
  - Like multiplier
- Can share them to reduce area
  - At cost of throughput
  - Maybe at cost of latency, energy
- This gives a rich trade space

32

Penn ESE535 Spring 2013 -- DeHon

## Details

- At extreme, number of “big” operators is dominant cost
  - Total number for area
  - Number in path for delay
- Does cost additional area, delay to share them
  - sometimes a lower order cost

33

Penn ESE535 Spring 2013 -- DeHon


## VLIW

- Very Long Instruction Word
- Set of operators
  - Parameterize number, distribution (X, +, sqrt...)
  - More operators → less time, more area
  - Fewer operators → more time, less area
- Memories for intermediate state
- Memory for “long” instructions
- **Schedule** compute task
- General framework for specializing to problem
  - Wiring, memories get expensive
  - Opportunity for further optimizations
- General way to tradeoff area and time

34

Penn ESE535 Spring 2013 -- DeHon

## VLIW




35

Penn ESE535 Spring 2013 -- DeHon

## Review

- Reuse physical operators in time
- Share operators in different roles
- Allows us to reduce area at expense of increasing time
- Area-Time tradeoff
- Pay some sharing overhead
  - Muxes, memory
- VLIW – general formulation for shared datapaths




36

Penn ESE535 Spring 2013 -- DeHon

## Design Automation


Sets up two problems for us:

- Provisioning
  - (Architecture Selection)
  - After Spring Break
- Scheduling
  - Start introducing now
  - Next two lectures



## General Problem


- Resources are not free
  - Wires, io ports
  - Functional units
    - LUTs, ALUs, Multipliers, ....
  - Memory access ports
  - State elements
    - memory locations
    - Registers
      - Flip-flop
      - loadable master-slave latch
  - Multiplexers (mux)



## Trick/Technique


- Resources can be shared (reused) in time
- Sharing resources can reduce
  - instantaneous resource requirements
  - total costs (area)
- **Pattern:** scheduled operator sharing

## Example





## Example

Assume unit delay operators.  
How many operators do I need to evaluate this computation in ~5 time units.



## Sharing


- Does not have to increase delay
  - w/ careful time assignment
  - can often reduce peak resource requirements
  - while obtaining original (unshared) delay
- **Alternately:** Minimize delay given fixed resources



### Scheduling

- **Task:** assign time slots (and resources) to operations
  - **time-constrained:** minimizing peak resource requirements
    - *n.b.* time-constrained, not always constrained to minimum execution time
  - **resource-constrained:** minimizing execution time

Penn ESE535 Spring 2011 -- DeHon 45



### Scheduling Use

- Very general problem formulation
  - HDL/Behavioral → RTL
  - Register/Memory allocation/scheduling
  - Instruction/Functional Unit scheduling
  - Processor tasks
  - Time-Switched Routing
    - TDMA, bus scheduling, static routing
  - Routing (share channel)

Penn ESE535 Spring 2011 -- DeHon 47

### Two Types (1)

- **Data independent**
  - graph static
  - resource requirements and execution time
    - independent of data
  - schedule statically
  - maybe bounded-time guarantees
  - typical ECAD problem

Penn ESE535 Spring 2011 -- DeHon 48

## Two Types (2)

- **Data Dependent**
  - execution time of operators variable
    - depend on data
  - flow/requirement of operators data dependent
  - if cannot bound range of variation
    - must schedule online/dynamically
    - cannot guarantee bounded-time
    - general case (*i.e.* halting problem)
  - typical “General-Purpose” (non-real-time) OS problem

Penn ESE535 Spring 2011 -- DeHon

49

## Unbounded Resource Problem

- **Easy:**
  - compute ASAP schedule (*next slide*)
    - *i.e.* schedule everything as soon as predecessors allow
  - will achieve minimum time
  - won't achieve minimum area
    - (meet resource bounds)

Penn ESE535 Spring 2011 -- DeHon

50


## ASAP Schedule As Soon As Possible (ASAP)

- For each input
  - mark input on successor
  - if successor has all inputs marked, put in visit queue
- While visit queue not empty
  - pick node
  - update time-slot based on latest input
  - mark inputs of all successors, adding to visit queue when all inputs marked

Penn ESE535 Spring 2011 -- DeHon

51


## ASAP Example



Penn ESE535 Spring 2011 -- DeHon

52

## ASAP Example



Penn ESE535 Spring 2011 -- DeHon

53




## Also Useful to Define ALAP

- As Late As Possible
- Work backward from outputs of DAG
- Also achieve minimum time w/ unbounded resources

Rework  
Example

Penn ESE535 Spring 2011 -- DeHon

54



### Admin

- Assignment 1 out today
  - Grab from syllabus
  - Due next Monday
  - Includes Tools warmup
- Reading for Wednesday online

Penn ESE535 Spring 2013 -- DeHon 59