


ESE535: Electronic Design Automation

Day 11: February 25, 2015
Placement
(Intro, Constructive)



Today

- 2D Placement Problem
- Partitioning → Placement
- Quadrisection
- Refinement



Placement


- **Problem:** Pick locations for all building blocks
 - minimizing energy, delay, area
 - really:
 - minimize wire length
 - minimize channel density

Bad Placement

- How bad can it be?
 - Area
 - Delay
 - Energy


Preclass Channel Widths

- Channel Width for Problem 1?





Preclass Channel Widths

- Channel Width for Problem 2?



Bad: Area

- All wires cross bisection
- $O(N^2)$ area
- good: $O(N)$




Penn ESE535 Spring 2015 -- DeHon

7

Delay

- How bad can delay be?




Penn ESE535 Spring 2015 -- DeHon

8

Delay

- How good can delay be?




Penn ESE535 Spring 2015 -- DeHon

9

Bad: Delay

- All critical path wires cross chip
- Delay = $O(|\text{PATH}| * L_{\text{side}})$
– [and L_{side} is $O(N)$]
- good: $O(|\text{PATH}| * L_g)$
- compare 10ps gates to many nanoseconds to cross chip




Penn ESE535 Spring 2015 -- DeHon

10

Clock Cycle Radius

- Radius of logic can reach in one cycle (45 nm)
 - 1 Cycle Radius = 10
 - Few hundred PEs
 - Chip side 1,000 PE
 - million PEs
 - 100s of cycles to cross



Penn ESE535 Spring 2015 -- DeHon

11

Bad: Energy

- All wires cross chip:
 - $O(L_{\text{side}})$ long $\rightarrow O(L_{\text{side}})$ capacitance per wire
 - Recall Area $\rightarrow O(N^2)$
 - So $L_{\text{side}} \rightarrow O(N)$
 - $\times O(N)$ wires $\rightarrow O(N^2)$ capacitance
- Good:
 - $O(1)$ long wires $\rightarrow O(N)$ capacitance

Penn ESE535 Spring 2015 -- DeHon

12



Manhattan Distance

- Horizontal and Vertical Routing:
Manhattan distance
 $|X_i - X_j| + |Y_i - Y_j|$
- Contrast:
Euclidean distance
 $\sqrt{(x_i - x_j)^2 + (y_i - y_j)^2}$

Penn ESE535 Spring 2015 -- DeHon 14

Distance

- Can we place everything close?

Penn ESE535 Spring 2015 -- DeHon 15

Illustration

- Consider a complete tree
 - nand2's, no fanout
 - N nodes
- Logical circuit depth?
- Circuit Area?
- Side Length?
- Average wire length between nand gates? (lower bound)

Penn ESE535 Spring 2015 -- DeHon 16

"Closeness"

- Try placing "everything" close

Manhattan Distance	Places	Transitive Fanin
1	4	4
2	8	16
3	12	64
i	i	i
n	4n	4^n

Penn ESE535 S 17


Preclass 5

- 2400 unit side, 4 unit x unit gates
- Wire length lower bound?

Penn ESE535 Spring 2015 -- DeHon 18

Generalizing Preclass 5


- What's minimum length for longest wires?



Penn ESE535 Spring 2015 -- DeHon 19

Generalizing Interconnect Lengths


- $P > 0.5$
- Side is \sqrt{N}
- IO crossing it is N^P
- What's minimum length for longest wires?
- Implication:
 - Wire lengths grow at least as fast as $N^{(p-0.5)}$



Penn ESE535 Spring 2015 -- DeHon 20

Generalizing Interconnect Lengths

- Large cut widths **imply** long wires



Penn ESE535 Spring 2015 -- DeHon 21

Placement Problem Characteristics

- Familiar
 - NP Complete
 - local, greedy not work
 - greedy gets stuck in local minima


Penn ESE535 Spring 2015 -- DeHon 22

Constructive Placement

Penn ESE535 Spring 2015 -- DeHon 23

Basic Idea

- Partition (bisect) to define halves of chip
 - minimize wire crossing
- Recurse to refine
- When get down to single component, done



Penn ESE535 24

Adequate?


- Does recursive bisection capture the primary constraints of two-dimensional placement?

Problems


- Greedy, top-down cuts
 - maybe better pay cost early?
- Two-dimensional problem
 - (often) no real cost difference between H and V cuts
- Interaction between subtrees
 - not modeled by recursive bisect

Example


- Think of this (right) as logical graph.
- Assume we find the “right” bisection (shown)
- Where do A and B go?
- How does recursive partitioning enforce/encourage this?




Interaction



Example




Ideal split
(not typical)



“Equivalent” split
ignoring external constraints
Practically -- makes all H
cuts also be V cuts

Interaction



Problem


- Need to keep track of where things are
 - outside of current partition
 - include costs induced by above
- ...but don't necessarily know where things are
 - still solving problem

Penn ESE535 Spring 2015 -- DeHon

31

Improvement: Ordered

- Order operations
- Keep track of existing solution
- Use to constrain or pass costs to next subproblem




Penn ESE535 Spring 2015 -- DeHon

32

Improvement: Ordered

- Order operations
- Keep track of existing solution
- Use to constrain or pass costs to next subproblem
- Flow cut
 - use existing in src/sink
 - A nets = src, B nets = sink




Penn ESE535 Spring 2015 -- DeHon

33

Improvement: Ordered

- Order operations
- Keep track of existing solution
- Use to constrain or pass costs to next subproblem
- Flow cut
 - use existing in src/sink
 - A nets = src, B nets = sink
- FM: start with fixed, unmovable nets for side-biased inputs



Penn ESE535 Spring 2015 -- DeHon

34



Improvement: Constrain

- Partition once
- Constrain movement within existing partitions
- Account for both H and V crossings
- Partition next
 - (simultaneously work parallel problems)
 - easy modification to FM

Penn ESE535 Spring 2015 -- DeHon

35

Constrain Partition



Solve AB and CD concurrently.

Penn ESE535 Spring 2015 -- DeHon


36

Improvement: Quadrisect

- Solve more of problem at once
- Quadrisect:
 - partition into 4 bins simultaneously
 - keep track of costs all around

Quadrisect

- Modify FM to work on multiple buckets
- k-way has:
 - $k(k-1)$ buckets
 - $|from| \times |to|$
 - quad $\rightarrow 12$
- reformulate gains
- update still $O(1)$




Quadrisect

- Cases (15):
 - (1 partition) $\rightarrow 4$
 - (2 part) $\rightarrow 6 = (4 \text{ choose } 2)$
 - (3 part) $\rightarrow 4 = (4 \text{ choose } 3)$
 - (4 part) $\rightarrow 1$


Recurse

- Keep outside constraints
 - (cost effects)
- Problem?
 - Don't know detail place
- What can we do?
 - Model as at center of unrefined region




Option: Terminal Propagation

- Abstract inputs as terminals
- Partition based upon
- Represent cost effects on placement/refinement decisions




Option: Refine

- Keep refined placement
- Use in cost estimates



Problem




- Still have ordering problem
- **What is the problem?**
- Earlier subproblems solved with weak constraints from later
 - (cruder placement estimates)
- Solved previous case by flattening
- **Why might not be satisfied with that?**
- In extreme give up divide and conquer
- **Alternative?**

Penn ESE535 Spring 2015 -- DeHon 43

Iterate

- After solve later problems
- “Relax” solution
- Solve earlier problems again with refined placements (cost estimates)
- Repeat until converge



Penn ESE535 Spring 2015 -- DeHon 44


Iteration/Cycling

- General technique to deal with *phase-ordering* problem
 - what order do we perform transformations, make decisions?
 - How get accurate information to everyone
- Still basically greedy

Penn ESE535 Spring 2015 -- DeHon 45

Refinement

- Relax using overlapping windows
- Deal with edging effects
- Huang&Kahng claim 10-15% improve
 - cycle
 - overlap



Penn ESE535 Spring 2015 -- DeHon 46

Possible Refinement

- Allow unbalanced cuts
 - most things still work
 - just distort refinement groups
 - allowing unbalance using FM quadrisection looks a bit tricky
 - gives another 5-10% improvement

Penn ESE535 Spring 2015 -- DeHon 47

Runtime

- Each gain update still $O(1)$
 - (bigger constants)
 - so, FM partition pass still $O(N)$
- $O(1)$ iterations expected
- assume $O(1)$ overlaps exploited
- $O(\log(N))$ levels
- Total: $O(N \log(N))$
 - very fast compared to typical annealing
 - (annealing next time)

Penn ESE535 Spring 2015 -- DeHon 48

Quality: Area

Gordian-L: Analytic global placer
DOMINO: network flow detail

Case	GORD-L	DOMINO	QUAD	Impr. GOR-L	Impr. DOMI
	MSTx100	MSTx100	MSTx100		
prim1	10500	10059	10208	-2.8%	-1.5%
prim2	45994	43705	44478	3.3%	-1.8%
ind2	436300	417264	380194	12.9%	8.9%
ind3	1121000	1048673	970068	13.5%	7.5%
fract	400	383	380	5.0%	0.8%
C1908	1858	1767	1830	1.5%	-3.6%
C5315	6220	5922	6185	0.6%	-4.4%
C6288	8794	8339	8312	5.5%	0.3%
s1423	2334	2208	2265	3.0%	-2.6%
s1488	2680	2558	2470	7.8%	3.4%
s5378	8609	8182	8208	4.7%	-0.3%
s9234	14848	14023	13848	6.7%	1.3%
s13207	31284	29995	28161	9.9%	6.1%
s15850	37020	35591	33625	9.2%	5.5%
struct	4160	3967	4196	-0.9%	-5.8%
biomed	34677	33712	33787	-2.6%	-0.2%
avq_s	95648	92355	95867	-0.2%	-3.8%
avq_l	100650	97825	101930	-1.3%	-4.2%
Impr.				-4.8%	0.3%

[Huang&Kahng/ISPD1997]

Quality: Delay

- Weight edges based on criticality
 - Periodic, interleaved timing analysis

Case	Measure	Max Intrinsic Path Delay	TW7.0	Timing- QUAD
fract	Delay	10.6	17.9	18.1
	MSTx100		349	347
struct	Delay	40.0	78.8	79.3
	MSTx100		5130	5103
avq_s	Delay	37.3	61.4	60.9
	MSTx100		46763	47153

Uses

- Good by self
- Starting point for simulated annealing
 - speed convergence
- With synthesis (both high level and logic)
 - get a quick estimate of physical effects
 - (play role in estimation/refinement at larger level)
- Early/fast placement
 - before willing to spend time looking for best
- For fast placement where time matters
 - FPGAs, online placement?

Summary

- Partition to minimize cut size
- Additional constraints to do well
 - Improving constant factors
- Quadrisection
- Keep track of estimated placement
- Relax/iterate/Refine

Big Ideas:

- Potential dominance of interconnect
- Divide-and-conquer
- Successive Refinement
- Phase ordering: estimate/relax/iterate

Admin

- Reading for Monday
 - Online (JSTOR): classic paper on Simulated Annealing