


# ESE535: Electronic Design Automation

Day 24: April 15, 2013  
Retiming



## Today

- Retiming
  - Cycle time (clock period)
  - Initial states
  - Register minimization




## Task


- Move registers to:
  - Preserve semantics
  - Minimize path length between registers
    - Reduce cycle time
  - ...while minimizing number of registers required

## Example: Same Semantics

- Externally: no observable difference



## Preclass 1




## Problem

- **Given:** clocked circuit
- **Goal:** minimize clock period without changing (observable) behavior
- *i.e.* minimize maximum delay between any pair of registers
- **Freedom:** move placement of internal registers

## Other Goals

- Minimize number of registers in circuit
- Achieve target cycle time
- Minimize number of registers while achieving target cycle time
- ...start talking about minimizing cycle...

## Preclass 2 Example




Path Length (L) ?


Can we do better?

## Legal Register Moves

- Retiming Lag/Lead




## Canonical Graph Representation




Separate arc for each path

Weight edges by number of registers

(weight nodes by delay through node)




## Critical Path Length



**Critical Path:** Length of longest node path of zero weight edges

## Retiming Lag/Lead



**Retiming:** Assign a lag to every vertex

$$\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))$$

## Valid Retiming

- Retiming is valid as long as:
  - $\forall e$  in graph
    - $\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e)) \geq 0$
- Assuming original circuit was a valid synchronous circuit, this guarantees:
  - non-negative register weights on all edges
    - no travel backward in time :-)
  - all cycles have strictly positive register counts
  - propagation delay on each vertex is non-negative (assumed 1 for today)

Penn ESE535 Spring 2013 -- DeHon

13

## Retiming Task


- Move registers  $\equiv$  assign lags to nodes
  - lags define all locally legal moves
- Preserving non-negative edge weights
  - (previous slide)
  - guarantees collection of lags remains consistent globally

Penn ESE535 Spring 2013 -- DeHon

14

## Retiming Transformation

- Properties invariant to retiming
  - number of registers around a cycle
  - delay along a cycle
- Cycle of length  $P$  must have
  - at least  $P/c$  registers on it to be retimeable to cycle  $c$
  - Can be computed from invariant above



Penn ESE535 Spring 2013 -- DeHon

15


## Optimal Retiming

- There is a retiming of
  - graph  $G$
  - w/ clock cycle  $c$
  - iff  $G - 1/c$  has no cycles with negative edge weights
- $G - \alpha \equiv$  subtract  $\alpha$  from each edge weight

Penn ESE535 Spring 2013 -- DeHon

16

## $G - 1/c$



Penn ESE535 Spring 2013 -- DeHon

17


## $1/c$ Intuition

- Want to place a register every  $c$  delay units
- Each register adds one
- Each delay subtracts  $1/c$
- As long as remains more positives than negatives around all cycles
  - can move registers to accommodate
  - Captures the  $\text{regs} = P/c$  constraints

Penn ESE535 Spring 2013 -- DeHon

18


## Illustrate with Pipeline Case



Penn ESE535 Spring 2013 -- DeHon

19

## $G-1/c$



Penn ESE535 Spring 2013 -- DeHon

20

## Compute Retiming

- $Lag(v) =$  shortest path to I/O in  $G-1/c$
- Compute shortest paths in  $O(|V||E|)$ 
  - Bellman-Ford
  - also use to detect negative weight cycles when  $c$  too small

Penn ESE535 Spring 2013 -- DeHon

21


## Bellman Ford

- For  $l \leftarrow 0$  to  $N$ 
  - $u_l \leftarrow \infty$  (except  $u_l = 0$  for IO)
- For  $k \leftarrow 0$  to  $N$ 
  - for  $e_{i,j} \in E$ 
    - $u_i \leftarrow \min(u_i, u_j + w(e_{i,j}))$
- For  $e_{i,j} \in E$  //still update  $\rightarrow$  negative cycle
  - if  $u_i > u_j + w(e_{i,j})$ 
    - cycles detected

Penn ESE535 Spring 2013 -- DeHon

22


## Apply to Example



Penn ESE535 Spring 2013 -- DeHon







23





## Try $c=1$



Penn ESE535 Spring 2013 -- DeHon

24





## Summary So Far

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in  $O(|V||E|)$  time
  - Using a shortest path search

Penn ESE535 Spring 2013 -- DeHon 35

## Questions?

Penn ESE535 Spring 2013 -- DeHon 36

## Note


- Algorithm/examples shown
  - for special case of unit-delay nodes
- For general delay,
  - a bit more complicated
  - still polynomial
- May not achieve P/c lower bound due to indivisible blocks
  - Example: blocks of delay 2.1 and 1.9 w  $c=2$ 
    - More general: 0.9, 1.3, 0.8, 1.1

Penn ESE535 Spring 2013 -- DeHon

37

## Initial State


- What about initial state?



Penn ESE535 Spring 2013 -- DeHon

38


## Initial State



Penn ESE535 Spring 2013 -- DeHon

39

## Initial State




What should initial values be?

In general, constraints  $\rightarrow$  satisfiable?

Penn ESE535 Spring 2013 -- DeHon

40

## Initial State




What should initial values be?

Penn ESE535 Spring 2013 -- DeHon

41

## Initial State



Cycle1: 1  
Cycle2:  $!(0*in)=1$

Cycle1:  $/init$   
Cycle2:  $!(/init*in)=in+init$

What should init be?

init=0

Cycle1: 1

Cycle2:  $!(/init*in)=in$

init=1

Cycle1: 0

Cycle2:  $!(/init*in)=1$


Penn ESE535 Spring 2013 -- DeHon

42

## Initial State

- Cannot always get exactly the same initial state behavior on the retimed circuit
  - without additional care in the retiming transformation
  - sometimes have to modify structure of retiming to preserve initial behavior
- Only a problem for startup transient
  - if you're willing to clock to get into initial state, not a limitation

## Minimize Registers



## Minimize Registers

- Number of registers:  $\sum w(e)$
- After retime:  $\sum w(e) + \sum (FI(v) - FO(v)) \text{lag}(v)$
- delta only in lags
- So want to minimize:  $\sum (FI(v) - FO(v)) \text{lag}(v)$ 
  - subject to earlier constraints
    - non-negative register weights, delays
    - positive cycle counts

## Minimize Registers $\rightarrow$ ILP

- So want to minimize:  $\sum (FI(v) - FO(v)) \text{lag}(v)$ 
  - subject to earlier constraints
    - non-negative register weights, delays
    - positive cycle counts
- $FI(v) - FO(v)$  is a constant  $c_v$ 
  - Minimize  $\sum (c_v * \text{lag}(v))$
  - $w(e_i) + \text{lag}(\text{head}(e_i)) - \text{lag}(\text{tail}(e_i)) > 0$

## Minimize Registers: ILP $\rightarrow$ flow

- Can be formulated as flow problem
- Can add cycle time constraints to flow problem
- Time:  $O(|V||E|\log(|V|)\log(|V|^2|E|))$

## Retiming and Covering

Time Permitting



## Preclass

	Circuit	3-LUTs?	critical path
A			
B			
C			

Penn ESE535 Spring 2013 -- DeHon

49

## Issue

- Cover (map) LUTs for minimum delay
  - solve optimally for delay → flowmap
- Retiming for minimum clock period
  - solve optimally
- ...but, solving cover/retime separately **not** optimal
- We can formulate joint optimization

Penn ESE535 Spring 2013 -- DeHon

50

## Phase Ordering Problem

- General problem
  - don't know effect of other mapping step
  - Have seen this many places
- Here
  - don't know delay if retime first
    - don't know what can be packed into LUT
  - If we do not retime first
    - fragmentation: forced breaks at bad places

Penn ESE535 Spring 2013 -- DeHon

51

## Summary

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in  $O(|V||E|)$  time
- Also
  - Minimize registers
- Watch out for initial values

Penn ESE535 Spring 2013 -- DeHon

52

## Big Ideas

- Exploit freedom
- Formulate transformations (lag assignment)
- Express legality constraints
- Technique:
  - graph algorithms
  - network flow

Penn ESE535 Spring 2013 -- DeHon

53

## Admin

- Reading for Wednesday online
- Projects due Wednesday
- Need all work in by end-of-finals
  - May 12<sup>th</sup>

Penn ESE535 Spring 2013 -- DeHon

54