



ESE535: Electronic Design Automation

Day 26: April 29, 2015
Processor Verification



Penn ESE 535 Spring 2015 -- DeHon


Can we pipeline?



Pipelining: ALU-RF Path


- Only a problem when **next** instruction depends on value written by immediately previous instruction
- ADD R3 \leftarrow R1+R2
- ADD R4 \leftarrow R2+R4
- ADD R5 \leftarrow R4+R3

Penn ESE 535 Spring 2015 -- DeHon



ALU-RF Path


- Only a problem when **next** instruction depends on value written by immediately previous instruction
- Solve with Bypass



5

ALU-RF Path


- Only a problem when **next** instruction depends on value written by immediately previous instruction
- Solve with Bypass



6

Branch Path

- Only a problem when the instruction is a taken branch




Penn ESE 535 Spring 2015 -- DeHon

Branch Path


- Only a problem when the instruction is a taken branch

- Solve by
 - Speculating is not a taken branch
 - Preventing the speculative instruction from affecting state when branch occurs



8


Penn ESE 535 Spring 2015 -- DeHon



Penn ESE 535 Spring 2015 -- DeHon

Example


- Different implementations for same specification



Penn ESE 535 Spring 2015 -- DeHon

Today

- Specification/Implementation
- Abstraction Functions
- Correctness Condition
- Verification
- Self-Consistency



11

Penn ESE 535 Spring 2015 -- DeHon

Specification

- Abstract from Implementation
- Describes observable/correct behavior

12

Implementation

- Some particular embodiment
- Should have **same** observable behavior
 - Same with respect to **important** behavior
- Includes many more details than spec.
 - How performed
 - Auxiliary/intermediate state

Penn ESE 535 Spring 2015 -- DeHon

13

Unimportant Behavior?

- **What behaviors might be unimportant?**

Penn ESE 535 Spring 2015 -- DeHon

14

“Important” Behavior

- Same output sequence for input sequence
 - Same output after some time?
- Timing?
 - Number of clock cycles to/between results?
 - Timing w/in bounds?
- Ordering?

Penn ESE 535 Spring 2015 -- DeHon

15

Abstraction Function


- Map from implementation state to specification state
 - Use to reason about implementation correctness
 - Want to guarantee: $AF(F_i(q,i)) = F_s(AF(q),i)$
 - Similar to saying the composite state machines always agree on output (state)
 - ...but have more general notion of outputs and timing

Penn ESE 535 Spring 2015 -- DeHon

16

Recall FSM

- Equivalent FSMs with different number of states




17

Recall FSM

- Maybe right is specification
- $AF(s_1) = q_1, AF(s_3) = q_1$
- $AF(s_2) = q_2, AF(s_4) = q_2$
- $AF(s_0) = q_0$

Penn ESE 535 Spring 2015 -- DeHon



18

Familiar Example

- Memory Systems
 - Specification:
 - $W(A,D)$
 - $R(A) \rightarrow D$ from last D written to this address
 - Specification state: contents of memory
 - Implementation:
 - Multiple caches, VM, pipelined, Write Buffers...
 - Implementation state: much richer...

Penn ESE 535 Spring 2015 -- DeHon

19

Memory AF

- Maps from
 - State of caches/WB/etc.
- To
 - Abstract state of memory
- Guarantee $AF(F_i(q,I)) == Fs(AF(q),I)$
 - Guarantee change to state always represents the correct thing

Penn ESE 535 Spring 2015 -- DeHon

20

Memory: L1, writeback


- Memory with L1 cache
 - L1 cache is extra state
 - Another L1.capacity words of data
 - Check L1 cache first for data on read
 - Miss \rightarrow load into cache
 - Writes update mapping for address in L1
 - When address evicted from L1
 - write-back to main memory

Penn ESE 535 Spring 2015 -- DeHon

21

Memory: L1, writeback


- Specification State:
 - one memory with addr:data mappings
 - $M(a) = MM[a]$
- L1 writeback cache implementation
 - $AF(L1+M)$: forall a
 - If a in L1
 - $M(a)=L1[a]$
 - else
 - $M(a)=MM[a]$



22

Memory: L1, writeback

- Specification State:
 - one memory with addr:data mappings
 - $M(a) = MM[a]$
- What are several (different) implementation states that map to same specification state?
 - Concrete: $M(0x100C)=0xBEC1$



23

Penn ESE 535 Spring 2015 -- DeHon

Abstract Timing

- For computer memory system
 - Cycle-by-cycle timing **not** part of specification
 - Must abstract out
- Solution:
 - Way of saying “no response”
 - Saying “skip this cycle”
 - Marking data presence
 - (tagged data presence pattern)
 - Example: stall while fetch data into L1 cache

24

Penn ESE 535 Spring 2015 -- DeHon

Filter to Abstract Timing


- Filter input/output sequence
- View computation as: $Os(in) \rightarrow out$
- $FilterStall(Impl_{in}) = in$
- $FilterStall(Impl_{out}) = out$
- For all sequences $Impl_{in}$
– $FilterStall(Oi(Impl_{in})) = Os(FilterStall(Impl_{in}))$

25

Penn ESE 535 Spring 2015 -- DeHon

Filter Example

- Only one cache + main memory
- L1 answers in 1 cycle
- 4 cycle delay to fetch from main memory into L1




26

Penn ESE 535 Spring 2015 -- DeHon

Filter Example


- Read Sequence:
– 23 (request on cycle 0)
– 24
– 34
- Cycle by cycle results?



27

Penn ESE 535 Spring 2015 -- DeHon

DLX Datapath




DLX unpipelined datapath from H&P (Fig. 3.1 e2, A.17 e3) 28

Penn ESE 535 Spring 2015 -- DeHon


Processors

- Pipeline is big difference between specification state and implementation state.
- What is specification state?



Penn ESE 535 Spring 2015 -- DeHon


Revised Pipeline



DLX repipelined datapath from H&P (Fig. 3.22 e2, A.24 e3) 30

Penn ESE 535 Spring 2015 -- DeHon

Processors




- Pipeline is big difference between specification state and implementation state.
- Specification State:
 - PC, RF, Data Memory
- Implementation State:
 - + Instruction in pipeline
 - + Lots of bits
 - Many more states
 - State-space explosion to track

31

Penn ESE 535 Spring 2015 -- DeHon

Compare




Return to L1, writeback

- How does main memory state relate to specification state after an L1 cache flush?
 - L1 cache flush = force writeback on all entries of L1

33


Penn ESE 535 Spring 2015 -- DeHon

Compare



Observation

- After flushing pipeline,
 - Reduce implementation state to specification state (RF, PC, Data Mem)
- Can flush pipeline with series of NOOPs or stall cycles
- NOOP “No Operation”
 - An instruction that does not change any state
 - (except the PC)



Penn ESE 535 Spring 2015 -- DeHon


Pipelined Processor Correctness

- w = input sequence
- w_f = flush sequence
 - Enough NOOPs to flush pipeline state
- For all states q and prefix w
 - $F_i(q, w w_f) \rightarrow F_s(q, w w_f)$
 - $F_i(q, w w_f) \rightarrow F_s(q, w)$
- FSM observation
 - Finite state in pipeline
 - only need to consider finite w

Penn ESE 535 Spring 2015 -- DeHon

36

Pipeline Correspondence



[Burch+Dill, CAV'94]

37

Penn ESE 535 Spring 2015 -- DeHon

Equivalence

- Now have a logical condition for equivalence
- Need to show that it always holds
 - Is a Tautology
- Or find a counter example

38

Penn ESE 535 Spring 2015 -- DeHon

Ideas

- Extract Transition Function
- Segregate datapath
- Symbolic simulation on variables
 - For q, w's
- Case splitting search
 - Generalization of SAT
 - Uses implication pruning

39

Penn ESE 535 Spring 2015 -- DeHon

Extract Transition Function

- From HDL
- Similar to what we saw for FSMs

40

Penn ESE 535 Spring 2015 -- DeHon

Segregate Datapath

- Big state blowup is in size of datapath
 - Represent data symbolically/abstractly
 - Independent of bitwidth
 - Not verify** datapath/ALU functions as part of this
 - Can verify ALU logic separately using combinational verification techniques
 - Abstract/uninterpreted functions for datapath

41

Penn ESE 535 Spring 2015 -- DeHon

Burch&Dill Logic

- Quantifier-free
- Uninterpreted functions (datapath)
- Predicates with
 - Equality
 - Propositional connectives

42

Penn ESE 535 Spring 2015 -- DeHon

B&D Logic

- Formula = **ite**(formula, formula, formula)
 - | (term=term)
 - | psym(term,...term)
 - | pvar | **true** | **false**
- Term = **ite**(formula,term,term)
 - | fsym(term,...term)
 - | tvar

Penn ESE 535 Spring 2015 -- DeHon

43


Sample

- Regfile:
 - (ite stall
regfile
(write regfile
dest
(alu op
(read regfile src1)
(read regfile src2))))

Penn ESE 535 Spring 2015 -- DeHon

44

Sample Pipeline




45

Example Logic

- arg1:
 - (ite (**or bubble-ex**
(not (= src1 dest-ex)))
(read
(ite bubble-wb
regfile
(write regfile dest-wb result))
src1)
(alu op-ex arg1 arg2))

Penn ESE 535 Spring 2015 -- DeHon



46

Symbolic Simulation

- Create logical expressions for outputs/state
 - Taking initial state/inputs as variables
- E.g. (ALU op2
(ALU op1 rf-init1 rf-init2)
rf-init3)

Penn ESE 535 Spring 2015 -- DeHon

47

Example

- After
- ADD R3 \leftarrow R1 + R2
 - ADD R4 \leftarrow R2 + R4
 - ADD R5 \leftarrow R4 + R3
 - R1: rf-init1
 - R2: rf-init2
 - R3: (ALU add rf-init1 rf-init2)
 - R4: (ALU add rf-init2 rf-init4)
 - R5: (ALU add (ALU add rf-init2 rf-init4) (ALU add rf-init1 rf-init2))

This is what checking equivalence on. 48
Penn ESE 535 Spring 2015 -- DeHon

Case Splitting Search

- Satisfiability Problem
- Pick an unresolved variable
 - (= src1 dest-ex)
 - [relevant to bypass]
 - (= 0
 (ALU op2
 (ALU op1 rf-init1 rf-init2)
 rf-init3))
 - [relevant to branching]

Penn ESE 535 Spring 2015 -- DeHon

49

Case Splitting

- Some case-splitting will be
 - Ops – explore all combination of op sequences
 - Registers – all interactions of registers among ops (ops in pipeline)
 - Stalls – all possible timing of stalls
- Like picking all output conditions from a state
 - Case-splitting – picking cube cases

Penn ESE 535 Spring 2015 -- DeHon

50

Case Splitting Search

- Satisfiability Problem
- Pick an unresolved variable
- Branch on true and false
- Push implications
- Bottom out at consistent specification
- Exit on contradiction
- Pragmatic: use memoization to reuse work

Penn ESE 535 Spring 2015 -- DeHon

51

Case Split Example: Cache

- Only three operations: op A D
 - R A
 - W A D
 - NOOP
- Two implementations
 - One with single memory
 - One with cache
- Want to be sure all sequences of operations return same results

Penn ESE 535 Spring 2015 -- DeHon

52

Specification and Implementation

- Specification
 - (ite (op==R)
 - (read M A)
 - (ite (op==W)
 - (write M A D)
 - (noop)
- Cached Implementation
 - (ite (op==R)
 - (ite (in L1 A)
 - (read L1 A)
 - (seq
 - (write L1 A (read M A))
 - (read M A))
 - (ite (op==W)
 - (seq
 - (write M A D)
 - (ite (in L1 A)
 - (write L1 A D))
 - (noop))))

Penn ESE 535 Spring 2015 -- DeHon


Sequence

- (Op1 A1 D1)
- (Op2 A2 D2)
- (Op3 A3 D3)
- (Op4 A4 D4)
- (Op5 A5 D5)
- Forall
 - (Op1,Op2,Op3,Op4,Op5,
A1,A2,A3,A4,A5,D1,D2,D
3,D4,D5)
 - (Spec ((Op1 A1 D1)
(Op5 A5 D5)))
 - == (Cache ((Op1 A2 D1)
... (Op5 A5 D5)))

Penn ESE 535 Spring 2015 -- DeHon

54

Case Split



55

Penn ESE 535 Spring 2015 -- DeHon

Case Splitting Search

- Satisfiability Problem
- Pick an unresolved variable
- Branch on true and false
- Push implications
- Bottom out at consistent specification
- Exit on contradiction
- Pragmatic: use memoization to reuse work

56

Penn ESE 535 Spring 2015 -- DeHon

Review: What have we done?

- Reduced to simpler problem
 - Simple, clean specification
- Abstract Simulation
 - Explore **all** possible instruction sequences
- Abstracted the simulation
 - Focus on control
 - Divide and Conquer: control vs. arithmetic
- Used Satisfiability for reachability in search in abstract simulation

57

Penn ESE 535 Spring 2015 -- DeHon

Achievable

- Burch&Dill: Verify 5-stage pipeline DLX
 - 1 minute in 1994
 - On a 40MHz R3400 processor
- Modern machines 30+ pipeline stages
 - ...and many other implementation embellishments

58

Penn ESE 535 Spring 2015 -- DeHon

Self Consistency

Penn ESE 535 Spring 2015 -- DeHon

59

Self-Consistency

- Compare same implementation in two different modes of operation
 - (which should not affect result)
- **Examples of different modes of operation that should behave the same?**

60

Penn ESE 535 Spring 2015 -- DeHon

Self-Consistency

- Compare same implementation in two different modes of operation
 - (which should not affect result)
- Compare pipelined processor
 - To self w/ NOOPS separating instructions
 - So only one instruction in pipeline at a time
 - Why might this be important?

Penn ESE 535 Spring 2015 -- DeHon

61

Self-Consistency

- $w = \text{instruction sequence}$
- $S(w) = w$ with no-ops
- Show: Forall q, w
 - $F(q,w) = F(q,S(w))$

Penn ESE 535 Spring 2015 -- DeHon

62

Sample Result

- A – stream processor
- B – multithread pipeline

Circuit	Gates	Latches	Simulation Variables	Execution Time (hr)	Equivalent Simulation Cases
A	8452	2506	49	3	$6 * 10^{14}$
B	72664	11709	144	10	$2 * 10^{43}$

Table 1. Self-consistency checking results.

[Jones, Seger, Dill/FMCAD 1996]
n.b. Jones&Seger at Intel

Penn ESE 535 Spring 2015 -- DeHon

63

Sample Result: OoO processor

IMPL-ABS Verification	IMPL CPU Case (sec)	Reach. Inv. Case Splits	IMPL-ABS CPU Case (sec)	ABS Case Splits	ISA Verification	CPU Case (sec)	
Base Case	1.9	10	0.7	4	ABS Inv.	222.3	48,440
Issue	454.8	26,214	130.9	18,686	Obl. 2	37.6	530
Dispatch	49.1	12,056	163.3	45,828	Obl. 3	26.2	2
Writeback	35.0	842	42.1	4,426	Obl. 4	7.0	2
Retire	29.5	8,392	307.0	59,474	Obl. 5	17.8	14

Verification running on P2-200MHz

[Skakkebæk, Jones, and Dill / CAV 1998,
Formal Methods in System Design v20, p139, 2002]

64

Key Idea Summary

- Implementation state reduces to Specification state after finite series of operations
- Abstract datapath to avoid dependence on bitwidth
- Abstract simulation (reachability)
 - Show same outputs for any input sequence
- State \rightarrow state transform
 - Can reason about finite sequence of steps

Penn ESE 535 Spring 2015 -- DeHon

65

Big Ideas

- Proving Invariants
- Divide and Conquer
- Exploit Structure

Penn ESE 535 Spring 2015 -- DeHon

66

Admin

- Last Class
- Course evaluations online
- Traveling next two weeks
 - No office hours on Tuesdays
- Last day to turnin late assignments:
 - May 12th