


ESE535: Electronic Design Automation

Day 7: February 9, 2015
Scheduled Operator Sharing



Today

- Sharing Resources
- Area-Time Tradeoffs
- Throughput vs. Latency
- VLIW Architectures
- Scheduling (introduce)
 - Maybe start on




Compute Function

- Compute:

$$y = Ax^2 + Bx + C$$
- Assume
 - $D(Mpy) > D(Add)$
 - $A(Mpy) > A(Add)$

Spatial Quadratic




• $A(Quad) = 3 * A(Mpy) + 2 * A(Add)$

Latency vs. Throughput


- **Latency:** Delay from inputs to output(s)
- **Throughput:** Rate at which can introduce new set of inputs

Washer/Dryer Example

- 1 Washer Takes 30 minutes
- 1 Dryer Takes 45 minutes
- How long to do one load of wash?
 - → Wash latency
- How long to do 5 loads of wash?
- Wash Throughput?



Pipelining




- Break up the computation graph into stages
 - Allowing us to
 - reuse portions of the graph for new data,
 - while older data is still working its way through the graph
 - Before it has exited graph
 - Use registers to isolate regions
 - Throughput > (1/Latency)
- Relate liquid in pipe
 - Doesn't wait for first drop of liquid to exit far end of pipe before accepting second drop

Penn ESE535 Spring 2015 -- DeHon

7

Spatial Quadratic




- $D(\text{Quad}) = 2 * D(\text{Mpy}) + D(\text{Add}) = 21$
- Throughput $1 / (2 * D(\text{Mpy}) + D(\text{Add})) = 1/21$
- $A(\text{Quad}) = 3 * A(\text{Mpy}) + 2 * A(\text{Add}) = 32$

Penn ESE535 Spring 2015 -- DeHon

8

Synchronous Discipline

- Compute
 - From registers
 - Through combinational logic
 - To new values for registers
- Delay through logic sets a lower bound on the duration of each clock – the clock **cycle**



Penn ESE535 Spring 2015 -- DeHon


Terms

- **Latency:** Delay from inputs to output(s)
- **Cycle Time:**
 - Clock period
 - Critical path delay between registers
- **Throughput:** Rate at which can introduce new set of inputs
 - Typically, inverse of cycle time
- **Pipelining:** how we separate latency from cycle time

Penn ESE535 Spring 2015 -- DeHon

10

Pipelined Spatial Quadratic



- $D(\text{Quad}) = 3 * D(\text{Mpy}) = 30$
- Throughput = $1 / D(\text{Mpy}) = 1/10$
- $A(\text{Quad}) = 3 * A(\text{Mpy}) + 2 * A(\text{Add}) + 6A(\text{Reg}) = 35$

Penn ESE535 Spring 2015 -- DeHon

11

Quadratic with Single Multiplier and Adder?


- We've seen reuse to perform the **same** operation
 - pipelining
- We can also reuse a resource in time to perform a different role.
 - Here: $x * x$, $A * (x * x)$, $B * x$
 - also: $(Bx) + c$, $(A * x * x) + (Bx + c)$

Penn ESE535 Spring 2015 -- DeHon

12

Quadratic Datapath

- Start with one of each operation




Penn ESE535 Spring 2015 -- DeHon

13

Multiplexer

- Gate allows us to select data from multiple sources



- Mux
 - For short


- Useful when sharing operators

Penn ESE535 Spring 2015 -- DeHon

14

Quadratic Datapath

- Multiplier serves multiple roles
 - x^2
 - A^2
 - B^2
- Use multiplexer to steer data (switch interconnections)
 - $A(\text{mux}) < A(\text{multiply})$




Penn ESE535 Spring 2015 -- DeHon

15

Quadratic Datapath


- Multiplier serves multiple roles
 - x^2
 - A^2
 - B^2
- x, x^2
- x, A, B



Penn ESE535 Spring 2015 -- DeHon

Quadratic Datapath


- Multiplier serves multiple roles
 - x^2
 - A^2
 - B^2
- x, x^2
- x, A, B









Penn ESE535 Spring 2015 -- DeHon

Quadratic Datapath

- Adder serves multiple roles
 - $(Bx)+c$
 - $(A^2x^2)+(Bx+c)$
- one always mpy output
- $C, Bx+C$



Penn ESE535 Spring 2015 -- DeHon



Quadratic Datapath

- Latency/Throughput/Area?
- Latency: $5*(D(MPY)+D(\text{mux3}))=51$
- Throughput: $1/\text{Latency} \approx 0.02$
- Area: $A(\text{Mpy})+A(\text{Add})+5*A(\text{Reg})+2*A(\text{Mux2})+A(\text{Mux3})+A(\text{lmem})=17.5+A(\text{lmem})$

Penn ESE535 Spring 2015 -- DeHon 25

Quadratic with 2 Mult, 1 Add

step	X	X	+
1	X*X	B*X	
2	A*(X*X)		(B*X)+C
3			(A*X*X)+(B*X+C)

- Latency/Throughput/Area?

Penn ESE535 Spring 2015 -- DeHon 26

Quadratic with 2 Mult, 1 Add

step	X	X	+
1	X*X	B*X	
2	A*(X*X)		(B*X)+C
3			(A*X*X)+(B*X+C)

- Latency = $3*(D(\text{Mpy})+D(\text{Mux}))=30.3$
- Throughput = $1/30.3 \approx 0.03$
- Area = $2*A(\text{Mpy})+4*A(\text{Mux2})+A(\text{Add})+3*A(\text{Reg}) = 26.5$

Penn ESE535 Spring 2015 -- DeHon 27

Quadratic: Area-Time Tradeoff

Design	Area	Throughput	Latency
3M2A (pipe)	35	0.1	30
2M1A	26.5	0.03	30.3
1M1A	17.5	0.02	51

Penn ESE535 Spring 2015 -- DeHon 28

Registers → Memory

- Generally can see many registers
- If # registers \gg physical operators
 - Only need to access a few at a time
- Group registers into memory banks

Penn ESE535 Spring 2015 -- DeHon 29


Memory Bank Quadratic

- Store x
- $x*x$
- $B*x$
- $A*x^2; B*x+c$
- $(A*x^2)+(B*x+c)$

Penn ESE535 Spring 2015 -- DeHon 30

Memory Bank Quadratic

- Store x
- $x*x$
- $B*x$
- $A*x^2; B*x+c$
- $(A*x^2)+(B*x+c)$




Penn ESE535 Spring 2015 -- DeHon

31

Cycle Impact?

How cycle changed?

- Add mux delay
- Register setup/hold time, clock skew
- Memory read/write
 - Could pipeline




Penn ESE535 Spring 2015 -- DeHon

32

Cycle Impact?

- Add mux delay
- Register setup/hold time, clock skew
- Memory read/write
 - Could pipeline
 - Impact?
 - Latency
 - Throughput?



Penn ESE535 Spring 2015 -- DeHon

33

Impact

- When have big operators
 - Like multiplier
- Can share them to reduce area
 - At cost of throughput
 - Maybe at cost of latency, energy
- This gives a rich trade space

Penn ESE535 Spring 2015 -- DeHon

34

Details


- At extreme, number of “big” operators is dominant cost
 - Total number for area
 - Number in path for delay
- Does cost additional area, delay to share them
 - sometimes a lower order cost

Penn ESE535 Spring 2015 -- DeHon

35

VLIW

- Very Long Instruction Word
- Set of operators
 - Parameterize number, distribution (X, +, sqrt...)
 - More operators → less time, more area
 - Fewer operators → more time, less area
- Memories for intermediate state



Penn ESE535 Spring 2015 -- DeHon

36

VLIW

- Very Long Instruction Word
- Set of operators
 - Parameterize number, distribution (X, +, sqrt...)
 - More operators → less time, more area
 - Fewer operators → more time, less area
- Memories for intermediate state
- Memory for “long” instructions

37

Penn ESE535 Spring 2015 -- DeHon

VLIW

38

Penn ESE535 Spring 2015 -- DeHon

VLIW

- Very Long Instruction Word
- Set of operators
 - Parameterize number, distribution (X, +, sqrt...)
 - More operators → less time, more area
 - Fewer operators → more time, less area
- Memories for intermediate state
- Memory for “long” instructions
- **Schedule** compute task
- General framework for specializing to problem
 - Wiring, memories get expensive
 - Opportunity for further optimizations
- General way to tradeoff area and time

39

Penn ESE535 Spring 2015 -- DeHon

VLIW

40

Penn ESE535 Spring 2015 -- DeHon

Review

- Reuse physical operators in time
- Share operators in different roles
- Allows us to reduce area at expense of increasing time
- Area-Time tradeoff
- Pay some sharing overhead
 - Muxes, memory
- VLIW – general formulation for shared datapaths

41

Penn ESE535 Spring 2015 -- DeHon

Design Automation

Sets up two problems for us:

- Provisioning
 - (Architecture Selection)
 - End of next week (after...)
- Scheduling
 - Start introducing now
 - Next two lectures

Behavioral
(C, MATLAB, ...)

↓ Arch. Select
Schedule

RTL

↓ FSM assign
Two-level,
Multilevel opt.
Covering
Retiming

Gate Netlist

↓ Placement
Routing

Layout

↓

Masks


42

Penn ESE535 Spring 2015 -- DeHon

Time Permitting

General Problem


- Resources are not free
 - Wires, io ports
 - Functional units
 - LUTs, ALUs, Multipliers,
 - Memory access ports
 - State elements
 - memory locations
 - Registers
 - Flip-flop
 - loadable master-slave latch
 - Multiplexers (mux)



Trick/Technique


- Resources can be shared (reused) in time
- Sharing resources can reduce
 - instantaneous resource requirements
 - total costs (area)
- Pattern:** scheduled operator sharing

Example





Example

Assume unit delay operators.
How many operators do I need to evaluate this computation in ~5 time units.



Sharing

- Does not have to increase delay
 - w/ careful time assignment
 - can often reduce peak resource requirements
 - while obtaining original (unshared) delay
- Alternately:** Minimize delay given fixed resources




Scheduling

- **Task:** assign time slots (and resources) to operations
 - **time-constrained:** minimizing peak resource requirements
 - *n.b.* time-constrained, not always constrained to minimum execution time
 - **resource-constrained:** minimizing execution time

Penn ESE535 Spring 2015 -- DeHon

51



Scheduling Use

- Very general problem formulation
 - HDL/Behavioral → RTL
 - Register/Memory allocation/scheduling
 - Instruction/Functional Unit scheduling
 - Processor tasks
 - Time-Switched Routing
 - TDMA, bus scheduling, static routing
 - Routing (share channel)

Penn ESE535 Spring 2015 -- DeHon

53

Two Types (1)

- **Data independent**
 - graph static
 - resource requirements and execution time
 - independent of data
 - schedule statically
 - maybe bounded-time guarantees
 - typical ECAD problem

Penn ESE535 Spring 2015 -- DeHon

54

Two Types (2)

- **Data Dependent**
 - execution time of operators variable
 - depend on data
 - flow/requirement of operators data dependent
 - if cannot bound range of variation
 - must schedule online/dynamically
 - cannot guarantee bounded-time
 - general case (*i.e.* halting problem)
 - typical “General-Purpose” (non-real-time) OS problem

Penn ESE535 Spring 2015 -- DeHon

55

Unbounded Resource Problem

- **Easy:**
 - compute ASAP schedule (*next slide*)
 - *i.e.* schedule everything as soon as predecessors allow
 - will achieve minimum time
 - won't achieve minimum area
 - (meet resource bounds)

Penn ESE535 Spring 2015 -- DeHon

56


ASAP Schedule As Soon As Possible (ASAP)

- For each input
 - mark input on successor
 - if successor has all inputs marked, put in visit queue
- While visit queue not empty
 - pick node
 - update time-slot based on latest input
 - mark inputs of all successors, adding to visit queue when all inputs marked

Penn ESE535 Spring 2015 -- DeHon

57


ASAP Example



Penn ESE535 Spring 2015 -- DeHon

58

ASAP Example



Penn ESE535 Spring 2015 -- DeHon

59




Also Useful to Define ALAP

- As Late As Possible
- Work backward from outputs of DAG
- Also achieve minimum time w/ unbounded resources

Rework
Example

Penn ESE535 Spring 2015 -- DeHon

60



Admin

- Assignment 2, 3 feedback on canvas
- Assignment 4 due Thursday
- Reading for Wednesday online

Penn ESE535 Spring 2015 -- DeHon 65