# Web Search Using Small Cores: Quantifying the Price of Efficiency

Vijay Janapa Reddi Eng. & App. Sciences Harvard University vj@eecs.harvard.edu Benjamin Lee Computer Architecture Microsoft Research blee@microsoft.com Trishul Chilimbi
Runtime Analysis & Design
Microsoft Research
trishulc@microsoft.com

Kushagra Vaid Global Foundation Services Microsoft Corporation kushagra.vaid@microsoft.com

#### **ABSTRACT**

The commoditization of hardware, data center economies of scale, and Internet-scale workload growth all demand greater power efficiency to sustain scalability. Traditional enterprise workloads, which are typically memory and I/O bound, have been well served by chip multiprocessors comprising of small, power-efficient cores. While small cores deliver performanceper-Watt efficiency for such data center workloads, small cores impact application quality-of-service robustness, flexibility, and reliability for emerging Internet-scale applications, which increasingly invoke computationally intensive kernels. These challenges constitute the price of efficiency, which we quantify for an industry-strength, production-quality, nextgeneration online web search engine. Specifically, we evaluate search on server- and mobile-class architectures using Xeon and Atom processors, quantifying search efficiency at the microarchitecture- and system-level. Our findings prompt us toward re-thinking small core designs for a new breed of data center workloads in order to continue reaping the benefits of small-core power efficiency.

## 1. INTRODUCTION

Computing is experiencing a paradigm shift in which computation and data migrates from clients to geographically distributed data centers. The resulting commoditization and scale are fueling the rapid growth of Internet-scale applications, such as web search, online gaming, and virtual worlds. Considering scale and growth, greater power efficiency is becoming ever more important to sustain data center scalability.

Advances in chip multiprocessors comprised of small cores provide opportunities for power efficiency. Piranha and Niagara propose integrating simple cores to lower design effort and improve throughput, respectively [1, 7, 9]. These smaller cores deliver throughput with better power efficiency when compared to their low-latency, high-performance counterparts. Traditional enterprise and online transaction processing (OLTP) applications are amenable to execution on small cores because they are typically memory or I/O bound. Consequently, platform and system design, rather than microarchitectural design, often determine whether application service requirements are met for these workloads.

However, small cores may weaken service requirements and guarantees for a new breed of emerging data center applications. Relative to traditional enterprise workloads, these emerging workloads are comprised of computationally intensive and performance-critical kernels. Although small cores are advantageous for power efficiency and throughput computing, they are less capable of handling increases in computation and can potentially jeopardize application quality-of-service and latency constraints, especially if task processing occurs online. Microarchitecture design will increasingly de-




Figure 1: Computational intensity of search. Compared to traditional enterprise workloads, our version of search experiences more instruction level parallelism with an unnormalized IPC noticeably greater than one, thus making it conventionally more suitable for high performance processors, rather than smaller and simpler cores.

termine whether service requirements are satisfied for these compute-prone workloads. Small cores impact execution and microarchitectural activity, thus degrading quality-of-service robustness and increasing per-task latency variation. These challenges constitute the price of efficiency from small cores.

We quantify the price of small-core power efficiency for next-generation, industry-strength web search. Unlike traditional enterprise workloads, our version of web search relies on machine learning kernels at its core, which significantly increases computation at index serving nodes in a way that contravenes conventional wisdom regarding small cores for enterprise workloads. We demonstrate the computational intensity of our search engine with respect to other workloads in Figure 1. Our search engine experiences significantly more instruction level parallelism (ILP) and is the only workload in Figure 1 exhibiting an un-normalized IPC greater than one, which surpasses even conventional search engines that experience an IPC similar to traditional enterprise workloads [2,3]. This demand for ILP indicates a need for more performance than is typically provided by simple, in-order cores. Consequently, the strategy of small cores for greater power efficiency has deep implications on our Internet-scale workload. In this paper, we make the following contributions:

- Search: We evaluate small cores for a new breed of data center workloads—an online web search engine currently in production in an enterprise environment that uses machine learning kernels at the index serving nodes to service queries. (Section 2)
- Efficiency: We compare the power efficiency of the server-class Xeon and mobile-class Atom microarchitectures for Search, relying on hardware counter data and

<sup>&</sup>lt;sup>1</sup> All workloads are configured as per industry-standard settings [24] and are operating under typical load conditions, running natively on a 4-way superscalar processor (Table 1).

multimeter power measurements. Search is  $5 \times$  more efficient on Atom than on Xeon. (Section 3)

- Price of Efficiency: We quantify the price of small core power efficiency on computationally intensive workloads. Running search on Atom comes at the expense of robustness and flexibility. Quality-of-service guarantees become less robust, per query latency is less deterministic and more variable as computational intensity increases and microarchitectural bottlenecks impact all phases of search computation. (Section 4)
- Total Cost of Ownership: The price of efficiency for small cores may increase the total cost of ownership (TCO) at the data center-level due to inefficiencies at the platform level, resulting in lower performance per TCO dollar. However, these effects can be mitigated with greater integration and effective system design strategies. (Section 5)

Collectively, the results of this paper contravene conventional wisdom with respect to small cores and data centers. The microprocessor industry faces a choice of two strategies for general-purpose computing: (1) start with big and high performance cores and improve efficiency or (2) start with small, low power cores and improve performance. This paper compares these two strategies and, for an emerging breed of data center applications that exercises data paths more than traditional enterprise workloads, favors the latter. We identify the challenges that must be addressed before small-core efficiency can be exploited for evolving application requirements.

#### 2. SEARCH

Among the diverse applications that drive the transition to remote computing, data centers, and economies of scale, search is most conspicuous. Search is representative of a broad class of data center workloads that perform distributed and expensive computation. The workload requires thousands of processors to service queries under strict performance, flexibility and reliability guarantees. A single query might require tens of billions of processor cycles and access hundreds of megabytes of data [3]. Traditionally, parallel indexing aspects of search afforded substantial improvement in performance. However, as search engines continue to evolve and machine learning techniques become an integral part of indexing services, per core performance is regaining criticality.

#### 2.1 Structure

Figure 2 outlines the structure of our industrial-strength search engine currently in production. Upon arrival, a query is distributed to many nodes. Examining its subset of the document index, each node uses neural networks to identify and to return the top N most relevant pages and their dynamic page ranks. The search engine uses sorted indices to access content served to the user.

Queries enter the system through a top-level Aggregator. If the aggregator cannot satisfy the query from its set of frequently accessed pages (i.e., the Cache), it distributes the query to the Index Serving Nodes (ISNs). The ISNs serve the query in a highly distributed manner. Each ISN is responsible for ranking pages, as well as generating descriptions of relevant pages for the user [5].

Upon receiving a query, an ISN's Manager invokes the Ranker on the ISN's local subset of the index. The ranker parses the query and invokes Streams that use query features




Figure 2: Search overview. In this paper, we target the darkened subset within each index serving node.

to identify a matching list of pages from query features. The ranker then uses statistical inference engines along with a neural network to compute a relevance score for each page in the matching list. Using these scores, the ranker identifies the top N results and passes these results to the aggregation layer, which in turn decides upon the set of results to return. After aggregating and sorting relevance scores, the aggregator requests captions from the ISN's. Each caption is comprised of a title, URL, and context snippets. Captions are generated by the ContextGenerator based on the content distributed to each particular ISN. Captions for the top N results across the ISN's are returned to the user in response to the query.

# 2.2 Requirements

Robustness. Search performance is quantified by a combination of Quality-of-Service (QoS), throughput, and latency. The application defines a QoS metric by the minimum percentage of queries handled successfully. For example, a QoS metric of  $\theta$  percent requires a minimum of  $\theta$  successful queries for every 100. The other 100- $\theta$  queries might time-out due to long latencies for expensive query features or might be dropped due to fully occupied queues. Given a QoS target constraint, we might consider a platform's sustainable throughput, which quantifies the maximum number of queries per second (QPS) that can arrive at a node without causing the node to violate the QoS constraint. If the QPS exceeds the sustainable throughput, QoS degrades.

Query processing must also observe latency constraints. The average response time of queries must fall within a certain number of milliseconds, with additional constraints for the 90 percentile of queries. Latency directly impacts relevance (i.e., documents corresponding to a specific query) by affecting the number of iterative refinements made to a search result. Given a latency constraint, the ranker checks for remaining time before, for example, checking the next tier in a tiered index. Lower query processing latencies allow for additional refinements to improve relevance.

Flexibility. The search engine operates in a highly distributed system under a variety of loads and activity patterns. Not only must such a system be scalable, but it must be also be flexible to changes in activity. For example, activity patterns are often periodic and correlated with time of day. Moreover, complex queries are often broken into multiple simple queries; a modest spike in complex queries may generate sudden activity spikes measured in absolute terms. The underlying architecture must be robust enough to toler-

ate these *absolute* spikes and, ideally, would exhibit gradual rather than sharp QoS degradations as load increases. Architectures that exhibit gradual rather than sharp QoS degradations as load increases in absolute terms would provide greater flexibility with less disruption.

Reliability. Hardware failures are to be expected within large-scale clusters and data centers. To ensure reliability and robustness in the presence of failures, ISN's must operate with spare capacity to bear additional load when a fraction of index serving nodes fail, since work is then dynamically rebalanced across the remaining nodes. Each node experiences a fractional increase of a failed node's sustainable throughput, an activity spike measured in *relative* terms. Architectures that exhibit gradual and minimal QoS degradations as load increases in relative terms would provide greater reliability with less disruption.

Preserving robust performance under strict flexibility and reliability requirements is imperative for successful operation of search. But in order to cope with its economies of scale, greater power efficiency is required at the data center-level. Therefore, in this paper we evaluate the fundamental trade-offs between hardware power efficiency and search application requirements, while keeping in mind that end-user experience can determine a lifetime brand of search engine.

### 3. EFFICIENCY

Search exercises the data path as it uses inference engines (e.g., Neural Nets) to service queries. Therefore, the workload is traditionally run using high-end server processors. But in this section, we seek to understand the trade-offs between using high-end processors and small-core designs. After explaining our experimental infrastructure, we compare search running on Xeon versus Atom, quantifying the microarchitectural, power and cost efficiency across both designs in terms of delivered search application performance.

## 3.1 Experimental Methodology

Workload Setup. While search is itself a distributed activity across several nodes, in this paper we specifically target its activity within an ISN. We use the actual application currently in production. Of the search components illustrated in Figure 2, we specifically examine the darkened subset that computes dynamic page ranks online and returns the sorted results to the aggregator.

The quality of search or the relevance of pages depends upon the performance of every ISN. CPU activity at an ISN ranges between 60 to 70 percent, indicating ISNs are usually under heavy load. Consequently, an ISN's performance is susceptible to the capabilities of the underlying microarchitecture, which motivates our evaluation of the leaf-nodes within search. We neglect the aggregator, as well as the caption generators. From hereon, we loosely refer to the term search engine as the parts we are investigating.

The ISN computes page ranks for forty thousand queries with varying complexity after an initial warmup phase that brings the ISN to a steady state. Input queries are obtained from production runs. The query arrival rate is a parameter within our experiments. We sweep this rate to identify the maximum QPS an architecture can sustain without violating the QoS target. For each query, the ISN computes overall ranks for pages that match the query for a 1 GB index, a subset of the global index that is distributed across several nodes.

The index fits in memory to eliminate page faults and minimize disk activity. In effect, we consider the first tier of a

	Xeon	Atom		
	Harpertown	Diamondville		
Processors	1	1		
Cores	4	2		
Process	45nm	45nm		
Frequency	2.5GHz	1.6 GHz		
Pipeline Depth	14 stages	16 stages		
Superscalar Width	4 inst issue	2 inst issue		
Execution	out-of-order	in-order		
Reorder Buffer	96 entries	n/a		
Load/Store Buffer	32/20 entries	n/a		
Inst TLB	128-entry, 4-way	Unavailable		
Data TLB	256-entry, 4-way	Unavailable		
L1 Inst/Data Cache	32/32KB	32/24KB		
L2 Cache (per die)	12MB, 24-way	1MB, 8-way		
FSB	1066MHz	533 MHz		

Table 1: Microarchitectural extrema. We evaluate search on Xeon-Harpertown [8, 14, 22] and Atom-Diamondville [10, 14] processors that represent endpoints in the spectrum of x86 commodity processors.

tiered index, which resides in memory. Subsequent tiers require accessing disk, but the tiers are organized such that this is extremely rare in practice. Therefore, it is the microarchitecture that determines application performance and not system-level configuration.

Microarchitectural Extrema. Considering the spectrum of commodity x86 microprocessors, we observe high-performance, server-class microprocessors at one end and low-power, mobile-class processors at the other end. Table 1 summarizes the microarchitectures we consider.

The Xeon is representative of modern, high-performance microarchitectures. We consider the Harpertown, a dual-die, quad-core processor comprised of Penryn cores [8, 14]. We report all measurements for a single-socket Harpertown. This processor implements several power optimizations. Implemented at 45nm using high-K dielectric and metal gate transistors, the process technology reduces leakage power by  $5\text{-}10\times$  and switching power by 30 percent. Moreover, the L2 cache is organized into 1MB slices, allowing cache resizing in 1MB increments for power reduction. Dynamic voltage and frequency scaling supports system-driven power mitigation. Finally, we consider a particularly low-power Harpertown part, the L5420, which operates at 2.5 GHz. Thus, the choice of a power-optimized Harpertown provides an optimistic baseline, which favors server-class architectures.

The Atom is representative of modern, low-power microarchitectures. We consider a dual-core Diamondville [10, 14]. Each core is designed to operate in the sub-1W to 2W range. Diamondville cores implement an in-order pipeline with power efficient instruction decode and scheduling algorithms. The Diamondville datapath is also narrower than that of a Harpertown, issuing only two instructions per cycle. Furthermore, the Atom design avoids specialized execution units and favors general-purpose logic that can provide multiple functionality. For example, the SIMD integer multiplier and floating point divider are used to execute instructions that would normally execute on separate, dedicated scalar equivalents [10]. Such strategies are intended to reduce power, but also may have significant implications for performance as will be described in Section 4.

Microarchitectural and Power Measurements. We analyze the performance of the microarchitecture using details collected via VTune [13], a toolbox that provides us an interface to hardware counters on the Xeon and Atom. These counters provide detailed insight into microarchitectural activity as various parts of the search engine execute.




Figure 3: Microarchitectural synopsis of search on Xeon. (a) Execution versus stall time. (b) Breakdown of stall activity. (c) Instruction mix of search. (d) Sources of L2 cache accesses.

In order to relate this microarchitectural activity to energy consumption, we quantify power dissipated by the processor at the voltage regulator module. We identify the 12V lines entering the regulator, apply a Hall-effect clamp ammeter (Agilent 34134A), and collect power measurements at 1KHz using a digital multimeter (Agilent 34411A).

#### 3.2 Microarchitecture

A microarchitectural-level perspective of search enables us to characterize an Internet-scale workload at the level of a single processor/core. Moreover, understanding the impact of microarchitectural differences such as in-order versus out-of-order scheduling, larger versus smaller cache hierarchies etc. enable insight when considering small cores as an alternative for Internet-scale workloads, as such workloads may be more computationally intensive than traditional enterprise workloads that are memory- or I/O-bound.

Big Core versus Small Core. Considering Xeon first, let  $X_{\theta}$  be Xeon's sustainable throughput given the search application's quality of service target  $\theta$ . Figure 3 illustrates microarchitectural events as search executes at  $X_{\theta}$  queries per second on the Xeon. As per the data in Figure 3(a), 55.6 percent of execution time is spent stalled for either the register alias table (RAT), the front end (IFU), or other resources (e.g., cache and memory). These stalls suggest the datapath is not fully utilized with only 44.4 percent of execution time spent retiring instructions due to structural conflicts in the front end (fetch or decode) or long latency memory instructions blocking instruction retirement. Figure 3(b) breaksdown stall activity further.

Stalls during instruction fetch arise from branches and instruction cache effects. Substantial branch activity illustrated in Figure 3(c), 15.6 branches per 100 instructions, makes the branch predictor a bottleneck. The datapath sees a seven cycle penalty when the number of in-flight speculative branches exceeds the capacity of the branch predictor (e.g., branch history table) [13]. Furthermore, the instruction fetch often stalls for L2 cache activity with 18.9 percent of L2 caches accesses attributed to instruction cache misses (Figure 3(d)).

Other resource stalls may be attributed to memory activity. According to Figure 3(c), a total of 30.4 percent of instructions either load or store data, which leads to pressure on the cache hierarchy. Consequently, Figure 3(d) shows that loads and stores account for 81.2 percent of all cache accesses. L2 cache activity often translates into memory requests with 67.0 percent of bus activity attributed to memory transactions (not shown).

Based on the data presented in Figure 3, search is a memory, as well as control intensive, application. But despite the




Figure 4: Microarchitectural synopsis of search on Atom with respect to Xeon.


large resources available on the high-end Xeon processor, the application is unable to thoroughly exploit the efficiency of the microarchitecture due to the nature of its execution.


Relative to Xeon, the Atom implements a simpler and deeper pipeline. As Figure 4 demonstrates, microarchitectural effects are aggravated in the low-power Atom. The high frequency of branches and Atom's deeper pipeline depth leads to a  $10\times$  increase in performance penalties from mispredicted branches. Atom divide time, in particular, is  $48.2\times$  greater than that of the Xeon. These performance effects may arise from the decision to favor generality over specialization for execution units. Specifically, "the use of specialized execution units is minimized. For example, the SIMD integer multiplier and Floating Point divider are used to execute instructions that would normally require a dedicated scalar integer multiplier and integer divider respectively." [10]

Moreover, on a per core basis, the Atom implements a much smaller cache hierarchy. According to Table 1, the Atom data and L2 caches are 25 and 66 percent smaller per core than their Xeon counterparts. This smaller cache hierarchy translates into  $1.5\times$  and  $8.0\times$  the number of data and L2 cache misses. Collectively, these microarchitectural effects lead to a  $3\times$  increase in cycles per instruction, which translates into a system-level degradation in throughput.

Table 2 compares throughput for the search application at its quality-of-service target  $\theta$ . Let  $X_{\theta}$  and  $A_{\theta}$  be the sustainable throughput of the Xeon and Atom in queries per second (QPS). At the same  $\theta$ , Xeon sustains  $3.9\times$  the throughput sustained by an Atom ( $X_{\theta}=3.9\times A_{\theta}$ ). On a per core basis, each of the four Xeon cores sustain  $2.0\times$  the throughput sustained by each of the two Atom cores.

Small Core Bottlenecks. To understand Atom bottle-








Figure 5: Search execution activity. (a) Execution time distribution across phases of search. (b) Cycles-per-instruction (CPI) normalized to Xeon across the different phases of search computation on Atom. (c) Cumulative execution time distribution across functions on Xeon versus Atom.

necks and their root causes in the design, we must breakdown and analyze the different parts of search in isolation. Figure 5(a) illustrates that execution time is fairly distributed across all phases of search computation. This distribution gathered on a Xeon is identical to search on Atom. Additionally, Figure 5(b) suggests the most important functions exist throughout the phases of computation; all four major components of the search engine experience significant microarchitectural latency increases between  $1.5\times$  and  $2.8\times$  relative to Xeon performance. Atom performance degradation is broadly distributed and cannot be attributed to any one function or phase of computation.

Bottlenecks are limited to a few functions within each phase of search computation. Figure 5(c) illustrates the cumulative distribution of execution time over functions in the search engine. The distribution of execution times has a long tail; 120 functions account for 85-90 percent of the execution time and another 1200 functions account for the remaining 10-15 percent. Comparing Xeon and Atom, the distribution of execution time is similar across both systems, especially in the region accounting for 50 percent or less of the execution time: 49.5 and 53.8 percent of execution time can be attributed to 20 functions in Xeon and Atom, respectively.

We observe a significant overlap of 70 percent within the top 20 functions of search across both Xeon and Atom, indicating that function importance depends more on the application and less on the architecture. Given the 20 most important functions and our knowledge of computation phases, we identify a representative function from each phase. Figure 6 illustrates the microarchitectural events that affect the performance of four representative functions from the different phases of computation: Manager, NeuralNet, Ranker, and Streams. The microarchitectural events illustrate a broad range of performance limitations when adopting the small Atom cores. Just as no single function or single phase of computation accounts for Atom's performance limitations, no single microarchitectural event can be identified as the performance constraint.

Each function representing a different phase of search exercises different parts of Atom. The neural network stresses the divider and L2 cache. This function exhibits a  $64\times$  increase in division time, which seems to arise from a design decision regarding SIMD versus scalar dividers; scalar division is performed in a SIMD execution unit [10]. Atom's small 1MB, 8-way L2 cache leads to a  $14\times$  increase in L2 cache misses. The net effect is a  $4.8\times$  increase in CPI. In contrast, other parts of the ranker stress the branch predictor and L1 data cache. The performance impact of branch misprediction increases by  $142\times$  from a very low Xeon base-




Figure 6: Microarchitectural activity corresponding to representative functions from each phase of search to illustrate critical microarchitectural bottlenecks.

line. Such penalties may arise from the ranker's algorithmic components, which apply different strategies depending on the query and cutoff latencies. The impact of L1 data cache misses increases by  $79\times$  from a very low Xeon baseline. The net effect is a  $2.9\times$  increase in CPI. Also stressing the branch predictor, streams manipulate an iterator data structure containing indices that match words within the query. Finding a particular element within the iterator requires non-trivial control flow, which exercises the branch predictor with a  $49\times$  penalty relative to Xeon. Therefore, CPI increases by  $2.8\times$ . Lastly, the manager coordinates the movement of index files to and from memory. The smaller L2 cache limits opportunities to exploit locality and produces a  $14\times$  increase in misses. The smaller cache also increases memory subsystem activity by 20 to  $22\times$ , thus causing a  $4.6\times$  increase in CPI.

Although we observe comparable performance degradations between  $2.8\times$  and  $4.8\times$  in representative functions across four major phases of computation in the search engine, the microarchitectural bottlenecks differ significantly. Collectively, Atom resources are constrained and particular stress is exerted on the divider, branch predictor, and cache hierarchy.

# 3.3 Power

Figure 7(a) illustrates the power time series for both Xeon and Atom processors as search is running. The Xeon operates with an idle power component of 38.5W. The substantial idle power dissipated is particularly problematic given that the processor is stalled for 56.6 percent of its cycles. The Xeon exhibits a dynamic power range of 38.5 to 75W with a 95 percent difference between the idle and peak power. In contrast,




Figure 7: (a) Xeon consumes  ${\sim}62.5W$ , where as the low-power Atom consumes  ${\sim}3.2W$  on average. (b) Peak power consumption with and without DVFS on Xeon.

Atom has a low idle power component of 1.4W with a 168 percent difference between idle and peak power. Atom's low idle power and large dynamic range is particularly attractive in the pursuit of energy proportional computing [4]. On average, each Xeon core dissipates  $9.8\times$  the power dissipated by each Atom core.


Figure 7(b) demonstrates minimal energy savings from voltage and frequency scaling on Xeon. This experiment incrementally drives the Xeon to peak capacity, and thus power consumption, by progressively loading each of its cores to capacity and running CPUBurn [17] on the core. Only two pstates are available because the processor is already operating using low voltage; designers have already optimized the processor for energy-efficiency. The majority of the power savings (between 8W to 9W) at peak load (4 CPUBurns) is coming from frequency scaling; scaling the voltage by only 0.02 volts offers negligible power savings. By comparison, going to a smaller core like the Atom gets a drastic power reduction of 9.8× despite the modest 1.9× performance advantage of the Xeon core (as indicated by Table 2).

Traditionally, high-performance cores reduce power dissipation through process technology scaling, which lowers operating voltages. Frequency and voltage scaling becomes less effective as low-power processors already operate at near-minimum supply voltages and voltage scaling becomes increasingly difficult under Moore's Law.

Thus, within the general-purpose microprocessor industry, we observe two broad and different strategies for defining the next generation of power-efficient architectures. The first strategy starts with high-performance, out-of-order architectures that seeks to improve power efficiency while preserving performance. A second strategy starts with low-power, in-order architectures and seeks to improve their performance while preserving power, as is the case with the Atom processor. The large difference in power consumption suggest the latter is a more promising approach to power-efficient computing in the coming era of data center-based computing.

## 3.4 Performance

On a per core basis, the Atom is  $5 \times$  more efficient than the Xeon. We compute performance and power efficiency






Figure 8: Quality-of-service Figure 9: Latency on Xeon on Xeon and Atom normal- and Atom normalized to  $X_{\theta}$ .

as sustainable QPS per watt. Table 2 compares the Xeon and Atom over a variety of metrics. The power differentials  $(19.5\times$  per processor,  $9.8\times$  per core) dominate the performance differentials  $(3.9\times$  per processor,  $1.9\times$  per core). The large power cost of the Xeon is not justified by relatively modest increases in sustainable throughput.

Although this paper focuses primarily on power efficiency, we also mention area and price efficiency for comparison. Area efficiency is comparable between the two architectures, indicating the Xeon area overheads of dynamic instruction scheduling and out-of-order execution produce a linear improvement in throughput for search. However, Xeon price efficiency is  $0.45 \times$  Atom price efficiency. Xeon prices are  $8.4 \times$ Atom prices, but each Xeon sustains only 3.8× the number of queries per second. Note we consider price seen by the data center, not cost seen by processor manufacturers; manufacturers may target higher profit margins on server-class processors. Moreover, this analysis considers only equipment prices, not total cost of ownership. Peripheral components (e.g., motherboard, network interface card) will also impact the analysis. Section 5 will further assess the sensitivity of these effects.

The ideal efficient microprocessor is closer to the mobileclass end of the microarchitectural spectrum, even despite the computational bottlenecks we discuss in Section 3.2. However, a transition to small cores requires us to be wary of their price of efficiency.

#### 4. PRICE OF EFFICIENCY

To understand the role of mobile-class architectures in data centers as workloads continue to emerge and evolve, we must identify and understand the price of exploiting the efficiency of small cores. For our search, we find quality-of-service become less robust as small cores are less capable of absorbing even modest increases in query load. Greater variance in the per query latency distribution indicates more queries experience higher latencies, which limit the time available to perform additional computation and improve search result relevance and ranking. Both quality-of-service and latency effects depend, in part, on the shifts in computational intensity and resource bottlenecks when using small cores. Thus, while power efficient, a transition to Atoms has its price.

#### 4.1 Robustness

Quality-of-Service(QoS). Given a quality of service target  $\theta$ , Xeon and Atom sustain a throughput  $X_{\theta}$  and  $A_{\theta}$ , respectively. We consider QoS guarantees robust if target  $\theta$  is met despite fluctuations or temporary increases in query load. Robust QoS guarantees are a critical application requirement for search and data center applications. Robustness also determines the extent to which any one node can be utilized. If index server nodes can absorb activity spikes with little QoS degradation, they can operate closer to peak

	Per Processor			Per Core		
	Xeon	Atom	$\Delta_{X/A}$	Xeon	Atom	$\Delta_{X/A}$
Performance (QPS)	$3.86A_{\theta}$	$A_{\theta}$	$3.86 \times$	$0.96A_{\theta}$	$0.5A_{\theta}$	1.93×
Power (W)	62.50	3.2	$19.53 \times$	15.63	1.60	$9.77 \times$
Power Efficiency (QPS/W, $\times 10^{-2}$ )	$6.17A_{\theta}$	$31.25A_{\theta}$	0.20×	$6.17A_{\theta}$	$31.25A_{\theta}$	0.20×
Area $(T, \times 10^6)$	820	94	8.72×	n/a	n/a	n/a
Area (mm <sup>2</sup> )	214	50	4.28×	n/a	n/a	n/a
Area Efficiency (QPS/mm <sup>2</sup> , $\times 10^{-2}$ )	$1.80A_{\theta}$	$2.00A_{\theta}$	0.90×	n/a	n/a	n/a
Price (\$)	380	45	8.44×	95	22.50	4.22×
Price Efficiency (QPS/ $\$$ , ×10 <sup>-2</sup> )	$1.02A_{\theta}$	$2.22A_{\theta}$	$0.45 \times$	$1.02A_{\theta}$	$2.22A_{\theta}$	$0.45 \times$

Table 2: Search on Xeon versus Atom. Performance is quantified by sustainable throughput, which is the maximum number of queries arriving per second (QPS) that can be serviced successfully at the target quality-of-service  $\theta$ . QPS is reported relative to Atom performance  $A_{\theta}$ . Average power is used to compute efficiency. Area is reported per processor. Price is reported per unit purchased in orders of one thousand units.

sustainable throughput.

For a given increase in query load, Figure 8 indicates robustness trends. The horizontal axis quantifies QPS normalized to Xeon's sustainable throughput  $X_{\theta}$ . The vertical axis quantifies QoS in terms of the number of successfully processed queries. Xeon more robustly processes the additional queries. Degradations in quality-of-service are modest and gradual. In contrast, Atom is unable to absorb a large number of additional queries and quickly violates its QoS target significantly.<sup>2</sup>

To improve QoS against activity spikes, we might overprovision and underutilize Atom's. If we find an Atom node cannot tolerate a  $\lambda$  increase in QPS in a robust manner, we simply utilize the node at  $(1-\lambda/A_{\theta})$  percent. While this reduces throughput, the power difference between Atom and Xeon processors causes us to still favor mobile processors. Overprovisioning, however, incurs significant power overheads from an overall system perspective, which we discuss in Section 5.

Latency. While throughput is the often cited performance metric in task-parallel, search latency is also a critical metric of success. Increasing query load not only degrades the success rate in a quality-of-service metric, it also increases the latency at which that service is delivered. The search algorithm often uses multiple strategies to refine search results if the query latency has not yet exceeded a cutoff latency  $L_C$ . Figure 9 illustrates latency trends with latencies normalized to the cutoff latency  $L_C$ . Using a logarithmic vertical axis, the figure indicates super-exponential increases in mean latency as query load increases on both Xeon and Atom. However, the two architectures differ largely in their average latency at sustainable throughput. Atom's latency at  $A_{\theta}$  is nearly three times higher at  $.33L_C$  versus  $.12L_C$  on Xeon at  $X_{\theta}$ .

To effectively achieve lower latency, we require microarchitectural enhancements to the Atom core. Overprovisioning, as suggested for robustness of quality-of-service, cannot address latency pitfalls. In Section 3, we find the Atom experiences particular stress on the divider, branch predictor, and cache hierarchy. Enhancing the Atom core based on those findings implies designing small cores using unconventional strategies, in which, for example, a light-weight design datapath is paired with a disproportionately large cache hierarchy, at least for applications like search. However, these subtle modifications are likely to be more power efficient, as compared to transitioning to an out-of-order datapath.

Relevance. QoS and latency shortcomings have a direct impact on search query relevance, which refers to a user's




Figure 10: Bottlenecks on the Atom impact the quality of search results, which is quantified by the relevance of pages generated in response to query requests.

utility from a set of search results. Search algorithms often have multiple strategies for refining their results. However, load and cutoff latency  $L_C$  determine room for refinement. In a tiered index, pages indexed in the first tier are always ranked but indices in subsequent tiers may only be ranked if  $L_C$  has not been exceeded. In such scenarios, lower per query latencies allow for multiple iterative refinements of search results to improve page relevance. Moreover, lower latencies provide opportunities to search algorithm designers for exploring latency-relevance trade-offs.

Since the average latency on Atom at  $A_{\theta}$  is higher than on the Xeon at  $X_{\theta}$  (see Figure 9), search on the Atom is unable to refine pages in a manner equivalent to the Xeon. Figure 4.1 shows how page relevance on the Atom compares to the Xeon at  $X_{\theta}$  as load increases. The vertical axis compares matching pages returned by search on Xeon and Atom, defining baseline relevance with Xeon search results. For example, 100 percent means 100 percent of Atom queries return search results that perfectly match those from Xeon search. At 98 percent, the vertical axis indicates 2 percent of Atom queries produce different results relative to Xeon.

A query's results match perfectly across architectures if the top N results match. The magnitude of the difference is quantified by  $\delta_1 < \delta_2 < \delta_3 < \delta_4 < N$  where a subset of  $\delta_i$  results match. In the worst case, none of the results match. This measure of relevance is highly conservative since it assumes Xeon defines the best relevance and any result mismatch degrades user perceived relevance. However, this metric facilitates the relevance analysis by quantifying search result differences.

Even considering the case when the load is at an absolute minimum on the Atom, approximately 1 percent of queries produce different results on Atom. Query latency on Atom at minimum load (e.g., 10 queries per second) is still higher than the latency on Xeon at  $X_{\theta}$  (see Figure 9). Consequently, page refining algorithms have a third of the time to complete their work, leading to different search results from those on the Xeon. At  $A_{\theta}$  about 1.5 percent of queries produce different

 $<sup>^2\</sup>mathrm{We}$  study Xeon and Atom beyond sustainable throughput to characterize robustness. We do not assume sustainable operation under such loads.




Figure 11: Query latency distribution. The experiment allows queries to exceed  $L_C$  and tracks the frequency in order to understand how the two processors handle sudden bursts in activity spikes.

results and the number of differing queries increases to 3 percent as load approaches  $2A_{\theta}$ .

Atom's inability to match Xeon even at minimum load indicates that the computational bottlenecks we identified in Section 3.2 limit search quality. Search algorithm design becomes more challenging. Consequently, enterprise workload architects must take into account the inherent latency barrier in order to make a smooth transition to smaller cores. Distributed and hierarchal algorithmic improvement might be necessary at the aggregator-level (see Figure 2) to compensate for this loss in quality at the leaf nodes.


## 4.2 Flexibility

A search engine frequently experiences user-generated activity spikes measured in absolute terms. Therefore, the underlying microarchitecture must be capable of adapting to rapid and significant shifts in search activity. Nodes sensitive to activity spikes must be overprovisioned by operating below sustainable throughput, thereby providing a safety margin. To understand this sensitivity, we evaluate how query latency distribution changes as load increases. We explain the behavior through microarchitectural effects that we observe within the processor.

Figure 11 illustrates the latency distribution with latencies normalized to the cutoff latency  $L_C$ . Processing queries at  $X_{\theta}$ , 89.4 percent of queries are satisfied in less than  $0.2L_C$  on the Xeon. 98.2 percent of queries are satisfied before the cutoff latency  $L_C$ . Less than 1.0 percent of queries require more than  $2L_C$ . Moreover, on the Xeon, these trends are modestly sensitive to activity spikes, which we quantify using  $\lambda$ . At  $3\lambda$  QPS beyond  $X_{\theta}$ , 82.7 and 96.4 percent of queries are still satisfied in less than  $0.2L_C$  and  $L_C$ .

In contrast, Atom per query latency exhibits much greater variation and sensitivity to activity spikes (Figure 11(b)). Processing queries arriving at  $A_{\theta}$ , only 68.2 percent of queries are satisfied in less than  $0.2L_C$ . At 93.4 percent, the number of queries completing before  $L_C$  on the Atom is comparable to that on the Xeon. However, nearly 3.0 percent of queries require more than  $2L_C$ . Thus, compared to Xeon latency distributions, we observe a much larger spread in Atom's minimum and maximum per query latencies. Furthermore, Atom latency distributions are highly sensitive to activity spikes. At  $3\lambda$  QPS beyond  $A_{\theta}$ , only 33.0 and 77.6 percent of queries are satisfied in less than  $0.2L_c$  and  $L_C$ .

Figure 12 examines microarchitectural activity to provide deeper insight into the flexibility of the Xeon processor and the inflexibility of the Atom processor under load. Data is normalized with respect to activity on each processor at its sustainable throughput. Increases in query load minimally impacts the Xeon because next to added bus activity we see no other noticeable changes in Figure 12(a). However, query






Figure 12: Microarchitectural activity during search query activity spikes.

load increases by  $\lambda$ ,  $2\lambda$  and  $3\lambda$  QPS beyond  $A_{\theta}$  on the Atom cause microarchitectural performance (CPI) degradation by 7.5, 13.2, and 16.5 percent, respectively. These performance degradations arise primarily from increasing contention in the cache hierarchy. The small 1 MB, 8-way L2 cache becomes a constraint with L2 miss rate increasing by up to 22.2 percent and L2 eviction rate increasing by up to 200 percent. The increased eviction rate results in much higher bus utilization; writebacks increase linearly with the additional query load. As the memory subsystem becomes a bottleneck, the pipeline is more often stalled waiting for data. The divider utilization falls by 8 percent with an extra load of  $3\lambda$ QPS.

Atom processor's susceptibility to absolute load spikes is a function of query complexity. Query latency on the Atom takes a significant hit at throughput rates higher than  $A_{\theta}$  because certain types of queries require more computation than others. Search criteria (e.g., language specification, conditional statements like ANDs, ORs etc.) determine query complexity, and how long it takes to process a query. Complex queries are broken down into simpler multiple individual queries, so the "effective" query load increases when complex queries enter the system.

To demonstrate how query complexity affects processor behavior and consequently sustainable throughput, we isolate queries with different search criteria from the pool of mixed queries we use for all other evaluation and label them as query types A, B and C in Figure 13. Query type A has no complex search criteria, and is therefore fast to process. Query types B and C impose search criteria. Query type C




Figure 13: QoS degradation by query complexity. Query type A has no search constraints, whereas query types B and C have increasing amounts of complexity. The latter require increasingly more efficient processing.

contains many more constraints than B, and thus requires even more processing than type B.

The Atom is able to sustain QoS equivalent to that of the Xeon for query type A even under high activity spikes  $(A_{\theta}+3\lambda \text{ QPS})$  because of query simplicity. But the processor is unable to stay competitive for query types B and C as QPS increases beyond  $A_{\theta}$ . At  $A_{\theta}+3\lambda$  QPS the percentage of successful queries is only 90 percent when a stream of type C queries arrive back to back. These queries take longer to process, and consequently search queues begin to fill up and new incoming queries are dropped until the search engine completes at least some existing queries. In contrast, Figure 13(a) shows that the Xeon does not suffer from this problem. Regardless of query complexity, the Xeon is able to absorb activity spikes smoothly.

# 4.3 Reliability

Hardware or software-based failures are often threats in a data center. Therefore, we must understand how a homogeneous deployment of servers comprising of only Atom processors performs when load is re-balanced to accommodate failures. Load redistribution due to node failures leads to fractional or relative increases of sustainable throughput for a given processor. For instance, a processor will experience a relative load of  $1.2\theta$  when a hypothetical rack consisting of five systems experiences one system failure. Since the same absolute load is more evenly distributed across many more Atom ISNs, as compared to a data center full of Xeons, we find that on a per-node basis Atom achieves higher sustainable fail-over throughput compared to a Xeon.

Atom is more reliable for deploying search. To demonstrate how QoS degrades due to fractional load increases, we normalize QoS data presented in Figure 8 for Atom to  $A_{\theta}$  and present this data in Figure 14. At loads beyond  $\theta$ , the Xeon trend line in Figure 8 falters more notably than the Atom trend line in Figure 14. At  $2A_{\theta}$ , QoS degrades to 95 percent on Atom. By comparison, search degrades by 64.5 percent at  $2X_{\theta}$  on Xeon. QoS degrades more gradually because the same fractional increase in load (e.g., 1.2 $\theta$ ) on Atom corresponds to a smaller increase in the absolute number of queries on Xeon.  $X_{\theta}$  is a larger multiple of  $A_{\theta}$ .

The Xeon is unable to handle load increases robustly because of latency violations. Compare the latency on the Xeon at loads beyond  $X_{\theta}$  in Figure 8 to the re-normalized Atom latencies in Figure 15. Latency increases more gradually on the Atom than on the Xeon. Query latencies exceed  $L_C$  on the Xeon beyond  $1.5X_{\theta}$ . This means that even though the processor eventually locates pages corresponding to a query, the results are invalid because the aggregator terminates after  $L_C$ , assuming the ISN cannot produce the required pages. By comparison, latency on the Atom is still tolerable at  $0.5L_C$ ,





Figure 14: QoS on Atom Figure 15: Latency on Atom normalized to  $A_{\theta}$ .






Figure 16: Microarchitectural activity during load redistribution because of fail-overs.

and thus its results are still valid.

The Xeon is unable to scale to higher loads because the microarchitecture is saturated beyond  $1.5X_{\theta}$ . Figure 16 shows microarchitectural effects across the Xeon and Atom processors for relative load increases of  $1.2\times$ ,  $1.4\times$ ,  $1.6\times$ ,  $1.8\times$ , and  $2\times$  beyond sustainable throughput. On Xeon, the processor's microarchitectural event activity plateaus from  $1.6X_{\theta}$  onwards. Branch misprediction rates, bus utilization, TLB activity, cache activity all reach maximum levels. Therefore, the CPI increase is stable at  $\sim 1.11x$ . By comparison, Atom continues to experience increasing microarchitectural activity for the same relative increases, which implies that the processor has more room for additional fail-over load.

Overall, these findings indicate that while Xeon is capable of sustaining higher throughput, it must be run significantly under peak capacity to handle fail-overs, thus lower-

ing throughput-per-watt further on top of already high power costs. As fail-over load per Atom server is smaller, and as its load is more distributed than in a data center comprising of fewer but higher capacity Xeons, Atom-based search is more reliable and energy-efficient. However, there are additional platform and system-level effects, in addition to flexibility sensitivity that impact the transition to Atoms.


#### 5. TOTAL COST OF OWNERSHIP

Over-provisioning the data center and under-utilizing the cores is one strategy to mitigate the price of efficiency with respect to robustness, flexibility, and reliability. However, this strategy has implications for the total cost of ownership (TCO). We break down the TCO into server costs, their average power consumption, and the associated infrastructure for cooling and power distribution to provide insight into the system-level costs of Xeons and Atoms. We also assess the sensitivity of Atom's efficiency advantages to system-level costs when overprovisioning to address the limitations of Section 4.

Platform Overheads. Although the Atom core itself typically dissipates anywhere between 1.5 to 4.5W when running search, peripheral components on the motherboard contribute another 20 to 30W to platform power. To be successful, multiprocessor integration is necessary to help reduce these overheads. Through system engineering, Atom processors can deliver better platform-level performance-perwatt, since multiprocessor integration will amortize peripheral penalties over a larger number of processors. Based on our peripheral component analysis in Table 3, at present, a Xeon platform outperforms current Atom-Diamondvilles with respect to platform-level cost and power efficiency by 2.4× and 2.4×, respectively. Although the Atom processor is itself much more power-efficient, system engineering and optimization is required to reduce the overheads of peripheral components, such as the motherboard, network interface card, memory, and storage.

To reduce platform overheads, an amortization strategy is needed to integrate more Atom cores into a single processor die. We compute the cost of building a two socket system consisting of Atom-Diamondville processors by evaluating the number of Atom cores that fit in the area budget of a Xeon processor. Four dual-core Atom-Diamondville processors fit into the area of a single socket Xeon-Harpertown processor (50 sq-mm into 214 sq-mm). This hypothetical scenario is based on industry trends towards multiple in-order x86 CPU cores [21]. We assume processor and motherboard costs for the multiprocessor-based Atom are equivalent to the Xeon-Harpertown platform. As manufacturing costs are driven by die area and not by the number of cores for a given die size, we assume the same processor cost. Similarly, because of socket compatibility, we assume motherboard cost is the same. System memory and storage costs are independent of processor specifics, and therefore equivalent across all three platforms.

To test the benefits of multiprocessor integration, we compare the costs of a two-socket Xeon-Harpertown platform, a single-socket Atom-Diamondville platform (representative of current experimental systems), and a dual-socket Atom-Hypothetical platform (representative of projected integration). By integrating up to eight Diamondville cores into a single chip and building a system with two sockets, amortization once again highlights Atom efficiency. As per our computed cost in Table 3, an integrated low-power multiprocessors would be competitive with a cost and power effi-






Figure 17: Sensitivity of efficiency to overprovisioning, when processors are underutilized for robustness, flexibility and reliability service requirements.

ciency advantage of  $1.03\times$  and  $2.4\times$  over the Xeon. In summary, our analysis prompts us towards better system integration to enable successful overprovisioning, while achieving much better performance-per-watt for approximately the same performance-per-dollar.

Efficiency Sensitivity. Depending upon application robustness, flexibility and reliability characteristics on a platform, a certain degree of overprovisioning is necessary. Overprovisioning, however, degrades efficiency by reducing the operational load on the processor. Therefore, while Table 3 reports efficiency differences at maximum sustainable load on Xeon and Atoms, there are cost and power efficiency tradeoffs that require careful consideration while underutilizing and overprovisioning processors.

We present overprovisioning analysis of search in Figure 17. At peak throughput utilization, or 0 percent overprovisioning, the Harpertown is nearly  $1.0 \times$  as cost efficient as the integrated hypothetical Atom, but is only  $0.43\times$  as power efficient (see Figure 17(a) and Figure 17(b), respectively). However, when considering flexibility requirements, Harpertown efficiency improves. For example, if search requires a tolerance of  $\lambda$  QPS against activity spikes, the Harpertown requires only 7.4 percent overprovisioning, whereas every core within the hypothetical Atom requires a 28.6 percent margin. Consequently, cost and power efficiency of Harpertown with respect to the hypothetical Atom improves by 25 percent and 12 percent to  $1.25\times$  and  $0.55\times$ , respectively. Based on the sensitivity analysis in Figure 17, we invite readers to identify target utilization levels that best fit production-level robustness, flexibility and reliability requirements.

Capital and Operational Costs. To study the costs of managing Xeons versus Atoms at the scale of an entire data center, we quantify TCO in terms of aggregate sustainable throughput-per-TCO dollar. We assume search is running on either the Xeon or Atom processors. We evaluate the Atom-Diamondville and the multiprocessor-based Atom systems.

We use a publicly available cost model to estimate data center capital and operational costs [11]. The model assumes \$200M facility costs based on 15MW of critical power with a data center power usage efficiency (PUE) of 1.7. The model amortizes power distribution and cooling infrastructure costs over fifteen years and the purchase cost of servers over three years. The total cost of operating and managing the data center is presented on a monthly basis. The model categorizes the TCO into the following: power (electricity bill for running all servers), servers (purchase cost), cooling and power distribution (data center infrastructure power cost) and others (miscellaneous costs). To maintain our focus on platform overheads and power efficiency only, we constrain our TCO analysis by omitting discussion about network, software licensing, and personnel costs, assuming they are uni-

	X	eon	Atom					
	Harpertown		Diamondville		Hypothetical			
	4-core, 2-socket		2-core, 1-socket		8-core, 2-socket			
	Cost (\$)	Power (W)	Cost (\$)	Power (W)	Cost (\$)	Power (W)		
Processor	760	125	45	3.2	760	25.6		
Motherboard	200	30	80	30	200	30		
Network Interface	0	5	0	5	0	5		
Memory (4GB)	150	8	150	8	150	8		
Storage (HDD)	100	10	100	10	100	10		
Total Server Cost	1210	178	375	56.2	1210	78.6		
Efficiency $\times 10^{-3}$	6.38 QPS/\$	43.37 QPS/W	2.67 QPS/\$	17.79 QPS/W	6.61 QPS/\$	101.78 QPS/W		

Table 3: Cost of peripheral components. Xeon motherboard cost and power is quoted for the Intel S5000PAL [12]. Atom motherboard cost and power is quoted for the Intel D945GCLF2 [6]. Memory data is reported from Micron power specifications [16]. Storage data is reported from Seagate data sheets [20]. Processor and motherboard cost of the hypothetical Atom is based on the Xeon-Harpertown, and its power is stated with respect to the Atom-Diamondville.

form across all deployments.

Figure 18 proportionally illustrates TCO costs associated with using Atom processors instead of Xeon-Harpertowns. In going from the Xeon-Harpertowns (Figure 18(a)) to the Atom-Diamondvilles (Figure 18(b)), we suffer a 56 percent loss in performance-per-dollar spent managing the data center. Despite spending the same amount of money purchasing servers (51.4 percent on the Xeons versus 51.1 percent on the Atom-Diamondvilles), we get lower aggregate throughput from the Atom-Diamondvilles.

The loss in efficiency is a predominantly because of power inefficiencies at the system-level, which limit the number of Atom systems we can put in the data center. For a fixed critical power budget of 15MW, the data center houses 84,269 Xeons, which is far fewer than the 267,857 Atom-Diamondvilles possible within that same power envelope. But the Xeons generate 59 percent more throughput than the Atom-Diamondvilles. To match that throughput, the data center requires 650,000 Atom-Diamondvilles, far exceeding the data center's critical power budget by a factor of  $3\times$ .

With better system integration, however, an Atom-based data center can achieve  $\sim 1.5 \times$  the throughput-per-TCO dollar of Xeons. Figure 18(c) illustrates better throughput-per-dollar improvement through sheer increase in pie size with respect to the Xeons. Notice that this is a significant improvement at the data center-level as compared to the system-level where QPS/\$ improves only by  $0.03 \times$  (see Table 3). This is because of system-level implications on data center-level issues like power and cooling distribution. For instance, a multiprocessor-based Atom consumes  $\sim 3 \times$  less power than Xeons, and therefore its cooling requirements are lesser. Thus, data center density benefits.

System integration achieves better value per dollar spent managing the data center. Consider the distribution changes between the slices corresponding to Figure 18(a) and Figure 18(c). In the hypothetical or multiprocessor-based Atom, server purchase cost is a significant portion of the monthly TCO, increasing from 51.4 percent for Xeons to 70.5 percent for Atoms. Despite this increase, using Atoms is opportune for two reasons. First, aggregate throughput using multiprocessor-based Atoms increases by over 2.4×, which is equivalent to system-level improvements discussed previously. Second, considering the same critical power envelope of the data center, we are able to accommodate many more servers that are delivering higher aggregate throughput. By better integration, we void the need to expand or build newer data centers with higher power budgets, since we are capable of exploiting existing infrastructure more effectively. Moreover, compared to the purchase cost of additional servers, the overall operational and management costs of Atoms increase by only 60 percent relative to the Xeons. These trends, combined with relatively lesser expenditure for power and cooling infrastructure, indicate investment value will improve by transitioning to small cores.


## 6. RELATED WORK


The landscape of data center workloads is changing. Ranganathan and Jouppi discuss the changing workload mix and usage patterns, motivating the need for integrated analysis of microarchitectural efficiency and application service-level agreements in their survey of enterprise information technology trends [18]. We complement their prior work by examining the role of power efficiency from small cores with in-depth microarchitectural analysis relating to application robustness, flexibility, and reliability constraints.


Power efficient data center design is an active area of research. Barroso et al. make the case for energy proportional computing in which data center components utilize energy proportional to the amount of computation [3]. Ranganathan et al. propose power management schemes across an ensemble of systems to mitigate costs associated with power and heat [19]. Efficient microarchitectures is an integral component of such efforts and we further our understanding of microarchitectural effects in this work.

Piranha and Niagara make the case for small cores to improve design efficiency and throughput for memory and I/O bound workloads, such as transaction processing [1,7,9]. In contrast, we quantify limitations of small cores for more computationally intensive data center workloads, such as online web search. Lim et al. take a system view of warehousecomputing environments and propose unified systems, which transition from high-end server-class processors to mobile and embedded processors [15]. Similarly, Vasudevan et al., propose using fast arrays of wimpy nodes (FAWN) to achieve energy efficiencies in data intensive computing [23]. Both efforts emphasize low-power embedded processor for performance (queries per second) and power efficiency, using system power measured at the electrical socket. In contrast, we take a microarchitectural view of the differences between server- and mobile-class processors and measure, in addition to system power, core power by tracking current activity at the voltage regulator.

Making the case for chip multiprocessors, Barroso quantifies the economic price of high-performance, high-power platforms as compared to smaller cores [2]. While small cores reduce the economic price, they increase the application's perceived price of efficiency as we quantify in terms of quality-of-service robustness, flexibility, and reliability. As







(a) Xeon (Harpertown)

(b) Atom (Diamondville)

(c) Atom (Hypothetical)

Figure 18: Performance per Total Cost of Operation (TCO) dollar. Each chart illustrates the breakdown of capital and operational expenses associated with sustainable throughput per monthly TCO dollar. With Xeon-based systems as the baseline (a), pie charts (b) and (c) are proportionally scaled to illustrate the return value per dollar spent managing the data center using either Atom-Diamondvilles, or our proposed integrated Atoms.

emerging data center workloads exercise the data path more extensively, the application perceived price of efficiency raises qualifications and caveats in the case for small cores in data centers. Once these limitations are understood, microprocessor and system architects can navigate the inherent trade-offs between these price trends.

#### 7. CONCLUSION

Emerging data center applications exercise the processor more significantly than traditional enterprise and online transaction processing (OLTP) applications. Thus, we re-examine the role of small cores for an Internet-scale workload: web search. In particular, we study the small core challenges with respect to robustness and flexibility, quantifying the price of small core power efficiency. The price of efficiency has implications for system design strategies. For example, in future, we must reduce platform power overheads associated with peripheral components. In the longer term, microarchitectural enhancements, heterogeneous multiprocessors, or accelerators customized to mitigate bottlenecks may be instrumental in reducing the price of small core power efficiency.

## 8. ACKNOWLEDGMENTS

We are extremely grateful to several people for helping us with this research undertaking. Specifically, we would like to thank Preet Bawa, William Casperson, Utkarsh Jain, Paul England, Mark Shaw, CJ Williams, Tanj Bennett, David Brooks, Dan Connors and Michael D. Smith.

## 9. REFERENCES

- BARROSO, L., GHARACHORLOO, K., MCNAMARA, R., NOWATZYK, A., QADEER, S., SANO, B., SMITH, S., STETS, R., AND VERGHESE, B. Piranha: A scalable architecture based on single-chip multiprocessing. In ISCA'00 (2000).
- [2] BARROSO, L. A. The price of performance: An economic case for chip multiprocessing. Queue, ACM (2005).
- [3] BARROSO, L. A., DEAN, J., AND HOLZLE, U. Web search for a planet: The Google cluster architecture. *Micro*, *IEEE* (2003).
- [4] BARROSO, L. A., AND HOLZLE, U. The case for energy-proportional computing. *Computer*, *IEEE* (2007).
- [5] Brin, S., and Page, L. The anatomy of a large-scale hypertextual web search engine. In WWW7 (1998).

- [6] CORPORATION, I. Technical product specification. Intel Desktop Board D945GCLF2 (2008).
- [7] DAVIS, J., LAUDON, J., AND OLUKOTUN, K. Maximizing CMP throughput with mediocre cores. In PACT'05 (2005).
- [8] GEORGE, V., JAHAGIRDAR, S., TONG, C., SMITS, K., DAMARAJU, S., SIERS, S., NAYDENOV, V., KHONDKER, T., SARKAR, S., AND SINGH, P. Penryn: 45-nm next generation intel core 2 processor. In ASSCC'07 (2007).
- [9] GEPPERT, L. Sun's big splash: Niagara multiprocessor chip. IEEE Spectrum (2005).
- [10] GEROSA, G., CURTIS, S., D'ADDEO, M., JIANG, B., KUTTANNA, B., MERCHANT, F., PATEL, B., TAUFIQUE, M., AND SAMARCHI, H. A sub-1W to 2W low-power IA processor for mobile internet devices and ultra-mobile pcs in 45nm hi-K metal gate CMOS. In ISSCC'08 (2008).
- [11] Hamilton, J. Cost of power in large-scale data centers. In http://perspectives.mvdirona.com.
- [12] INTEL CORPORATION. Thermal/mechanical design guide. Intel 5000 Series Chipset Memory Controller Hub (MCH) (2006).
- [13] Intel Corporation. 45nm Intel Core 2 Duo Processor: BAClears. *Intel VTune Performance* Analyzer 9.1 Help (2008).
- [14] INTEL CORPORATION. Volume 1 basic architecture. Intel 64 and IA-32 Architectures: Software Developers Manual (2009).
- [15] LIM, K., RANGANATHAN, P., CHANG, J., PATEL, C., MUDGE, T., AND REINHARDT, S. Understanding and designing new server architectures for emerging warehouse-computing environments. In ISCA-35 (2008).
- [16] MICRON. Technical note TN-47-04: Calculating memory system power for DDR2. In www.micron.com (2006).
- [17] MIENIK, M. Cpu burn-in homepage. In http://users.bigpond.net.au/CPUburn.
- [18] RANGANATHAN, P., AND JOUPPI, N. Enterprise IT trends and implications for architecture research. In HPCA-11 (2005).
- [19] RANGANATHAN, P., LEECH, P., IRWIN, D., AND CHASE, J. Ensemble-level power management for dense blade servers. In ISCA-33 (2006).

- [20] SEAGATE. Barracuda 7200.12 data sheet. In www.seagate.com (2009).
- [21] SEILER, L., CARMEAN, D., SPRANGLE, E., FORSYTH, T., ABRASH, M., DUBEY, P., JUNKINS, S., LAKE, A., SUGERMAN, J., CAVIN, R., ESPASA, R., GROCHOWSKI, E., JUAN, T., AND HANRAHAN, P. Larrabee: a many-core x86 architecture for visual computing. *ACM Trans. Graph.* (2008).
- [22] SWINBURNE, R. Intel Core i7 Nehalem architecture dive. In www.bit-tech.net (2008).
- [23] Vasudevan, V., Franklin, J., Anderson, D., Phanishayee, A., Tan, L., Kaminsky, M., and Morau, I. FAWNdamentally power-efficient clusters. In *HotOS-XII* (2009).
- [24] VMWARE. Vmmark benchmark. In www.vmware.com/products/vmmark (2009).