ECE 250 / CPS 250 Computer Architecture

Basics of Logic Design ALU and Storage Elements

Benjamin Lee Slides based on those from Andrew Hilton (Duke), Alvy Lebeck (Duke) Benjamin Lee (Duke), and Amir Roth (Penn)

The ALU



ECE/CS 250

Abstraction: The ALU

- General structure
- Two operand inputs
- Control inputs



- We can build circuits for
 - -Multiplication
 - -Division
 - They are more complex

Another Operations We Might Want: Shift

- Remember the << and >> operations?
 - -Shift left/shift right?
 - -How would we implement these?
- Suppose you have an 8-bit number b₇b₆b₅b₄b₃b₂b₁b₀
- And you can shift it left by a 3-bit number s₂s₁s₀
- Option 1: Truth Table?
 -2¹¹ = 2048 rows? Yuck.

Let's simplify

 Simpler problem: 8-bit number shifted by 1 bit number (shift amount selects each mux)



Let's simplify

Simpler problem: 8-bit number shifted by 2 bit number



• Full problem: 8-bit number shifted by 3 bit number



• Shifter in action: shift by 000 (all muxes have S=0)



Shifter in action: shift by 010

 Mux control signals from R to L: S = 0, 1, 0



Shifter in action: shift by 011

 Mux control signals from R to L: S= 0, 1, 1



So far...

- We can make logic to compute "math"
 - -Add, subtract ... and you can do mul/div in 350
 - Assume for now that mul/div can be built
 - -Bitwise: AND, OR, NOT,...
 - -Shifts (left or right)
 - -Selection (MUX)
 - -...pretty much anything
- But processors need state (hold value)
 - -Registers
 - -...

Storage

- All the circuits we looked at so far are combinational circuits: the output is a Boolean function of the inputs.
- We need circuits that can remember values (registers, memory)
- The output of the circuit is a function of the input and a function of a stored value (state)

ECE/CS 250

- Circuits with storage are called sequential circuits
- Key to storage: feedback loops from outputs to inputs

Ideal Storage – Where We're Headed

- We want something that can hold 1 bit
- We want to control when it is re-written



• We're going to dig a bit into the box

FF Step #1: Set-Reset (SR) Latch





R	S	Q
0	0	Q
0	1	1
1	0	0
1	1	-

Don't set both S & R to 1. Seriously, don't do it.



© Daniel J. Sorin from Hilton and Lebeck

ECE/CS 250



© Daniel J. Sorin from Hilton and Lebeck



© Daniel J. Sorin from Hilton and Lebeck



ECE/CS 250

© Daniel J. Sorin from Hilton and Lebeck

SR Latch

- Downside: S and R at once = chaos
- Downside: Bad interface

So let's build on it to do better

FF Step #2: Data Latch ("D Latch")



Starting with SR Latch



Starting with SR Latch

Change interface to Data + Enable (D + E)

If E=0, then R=S=0. If E=1, then S=D and R=!D









Logic Takes Time

- Logic takes time:
 - -Gate delays: delay to switch each gate
 - -Wire delays: delay for signal to travel down wire
 - -Other factors (not going into them here)
- Need to make sure that signals timing is right

-Don't want to have races or wacky conditions..

Clocks

- Processors have a clock:
 - -Alternates 0 1 0 1
 - -Like the processor's internal metronome
 - -Latch \rightarrow logic \rightarrow latch in one clock cycle



-3 GHz processor = 3 Billion clock cycles/sec

FF Step #3: Using Level-Triggered D Latches

- First thoughts: Level Triggered
 - -Latch captures new value when clock is high
 - -Latch holds existing value when clock is low



How we'd like this to work
 Clock is low, all values stable



ECE/CS 250





How we'd like this to work Clock goes low before signals reach next latch



How we'd like this to work

 Clock goes low before signals reach next latch





ECE/CS 250



ECE/CS 250

Problem: What if signal reaches latch too early?
 –I.e., while clk is still high



Problem: What if signal reaches latch too early?
 Signal goes right through latch, into next stage..



That would be bad...

- Getting into a stage too early is bad
 - –Something else is going on there \rightarrow corrupted
 - -Also may be a loop with one latch

FF Step #4: Edge Triggered

Instead of level triggered

-Latch a new value at a clock level (high or low)

We use edge triggered

-Latch a value at an clock edge (rising or falling)



Our Ultimate Goal: D Flip-Flop



Rising edge triggered D Flip-flop

 Two D Latches w/ opposite clking of enables



- Rising edge triggered D Flip-flop
 - -Two D Latches w/ opposite clking of enables
 - -On Low Clk, first latch enabled (propagates value)
 - Second not enabled, maintains value



- Rising edge triggered D Flip-flop
 - -Two D Latches w/ opposite clking of enables
 - -On Low Clk, first latch enabled (propagates value)
 - Second not enabled, maintains value
 - -On High Clk, second latch enabled
 - First latch not enabled, maintains value



• No possibility of "races" anymore

-Even if I put 2 DFFs back-to-back...

-By the time signal gets through 2nd latch of 1st DFF 1st latch of 2nd DFF is disabled

Still must ensure signals reach DFF before clk rises

 Important concern in logic design "making timing"

Could also trigger on falling edge
 Switch which latch has NOT on clk

- D Flip-flop is ubiquitous
 - -Typically people just say "latch" and mean DFF
 - -Which edge: doesn't matter
 - As long as consistent in entire design
 - We'll use rising edge

D flip flops

- Generally don't draw clk input

 Have one global clk, assume it goes there
 Often see > as symbol meaning clk
- Maybe have explicit enable
 - -Might not want to write every cycle
 - -If no enable signal shown, implies always enabled



Get output and NOT(output) for "free"

D

DFF

More Storage Than a D-FF: Register File

- A MIPS register can be made with 32 flip flops
- One register can store one 32-bit value
- So do we just replicate this 32 times to get the 32 registers for a MIPS processor?

-Not exactly

- Register File (the physical storage for the regs)
 MIPS register file has 32 32-bit registers
- How do we build a Register File using D Flip-Flops?
- What other components do we need?

Register File Design





ECE/CS 250

Register File Design



First: A Decoder

- First task: convert binary number to "one hot"
 - -N bits in
 - -2^N bits out
 - -2^{N} -1 bits are 0, 1 bit (matching the input) is 1



Decoder Logic

 Decoder comprised of AND gates for each output: -Out₀ = 1 only if input 000



ECE/CS 250

Decoder Logic

Decoder comprised of AND gates for each output:
 –Out₁ =1 only if input 001



Register File

- Now we know how to write:
 - -Use decoder to convert reg # to one hot
 - -Send write data to all regs
 - -Use one hot encoding of reg # to enable right reg
- How do we read?
 - -32-input mux is not realistic
 - -To do this: expand our world from {0, 1} to {0, 1, Z}

- To understand Z, let's make an analogy
 - –Think of a wire as a pipe
 - Has water = 1
 - Has water = 0
 - -This wire is 0 (it has no water)



- To understand Z, let's make an analogy
 Think of a wire as a pipe
 - Has water = 1
 - Has water = 0
 - -This wire is 1 (it is full of water)



- To understand Z, let's make an analogy
 - -Think of a wire as a pipe
 - Has water = 1
 - Has water = 0

-Suppose a gate drives a 0 onto this wire



- To understand Z, let's make an analogy
 - -Think of a wire as a pipe
 - Has water = 1
 - Has water = 0

-Suppose a gate drives a 0 onto this wire



- To understand Z, let's make an analogy
 - -Think of a wire as a pipe
 - Has water = 1
 - Has water = 0

-Suppose a gate drives a 0 onto this wire



- To understand Z, let's make an analogy
 - -Think of a wire as a pipe
 - Has water = 1
 - Has water = 0

-Suppose a gate drives a 0 onto this wire



- To understand Z, let's make an analogy
 - -Think of a wire as a pipe
 - Has water = 1
 - Has water = 0

-Suppose the gate now drives a 1

Think of it as pumping water in



- To understand Z, let's make an analogy
 - -Think of a wire as a pipe
 - Has water = 1
 - Has water = 0

-Suppose the gate now drives a 1

Think of it as pumping water in



- To understand Z, let's make an analogy
 - -Think of a wire as a pipe
 - Has water = 1
 - Has water = 0

-Suppose the gate now drives a 1

Think of it as pumping water in



Remember this rule?

Remember I told you not to connect two outputs?



- If one gate tries to drive a 1 and the other drives a 0
 One pumps water in.. The other sucks it out
 - -Except it's electric charge, not water
 - -"Short circuit" \rightarrow lots of current \rightarrow lots of heat

So this third option: Z

- There is a third possibility: Z ("high impedance")

 Neither pushing water in, nor sucking it out
 Simply prevents water flow with no effect on pipe
 Prevents electricity from flowing through
- Gate that gives us {0,1,Z} : Tri-state





We've had this rule one day... and you break it

It's ok to connect multiple outputs together Under one circumstance:

All but one must be outputting Z at any time



Mux, implemented with tri-states



© Daniel J. Sorin from Hilton and Lebeck

ECE/CS 250

Ports

- Read Port(s)
 - -Ability to do one read per clock cycle
 - -Adding a read port
 - Another decoder
 - Another set of tri-states
 - Another output bus (wire connecting the tri-states)
 - -Read 2 source registers per instr?
 - Maybe even more if we do many instrs at once
- Write Port
 - -Ability to do one write per cycle
 - -Adding a write port
 - Add muxes to select write values

Minor Detail

- FYI: This is not how a register file is implemented

 (Though it is how other things are implemented)
 - -Actually done with SRAM
 - -We'll see that later this semester...

Summary

Can layout logic to compute things Add, subtract,... Now can store things D flip-flops Registers Also understand clocks

Just about ready to make a datapath!