ECE 552 / CPS 550 Advanced Computer Architecture I

Lecture 9 Instruction-Level Parallelism – Part 2

Benjamin Lee Electrical and Computer Engineering Duke University

www.duke.edu/~bcl15 www.duke.edu/~bcl15/class/class_ece252fall12.html

ECE552 Administrivia

27 September – Homework #2 Due

- Use blackboard forum for questions
- Attend office hours with questions
- Email for separate meetings

2 October – Class Discussion


Roughly one reading per class. Do not wait until the day before!

- 1. Srinivasan et al. "Optimizing pipelines for power and performance"
- 2. Mahlke et al. "A comparison of full and partial predicated execution support for ILP processors"
- 3. Palacharla et al. "Complexity-effective superscalar processors"
- 4. Yeh et al. "Two-level adaptive training branch prediction"

4 October – Midterm Exam



In-Order Issue Pipeline



Scoreboard

Busy[FU#]: a bit-vector to indicate functional unit availability where FU = {Int, Add, Mutl, Div}

WP[#regs]: a bit-vector to record the registers to which writes are pending

- Bits are set to true by issue logic
- Bits are set to false by writeback stage
- Each functional unit's pipeline registers must carry 'dest' field and a flag to indicate if it's valid: "the (we, ws) pair"

Issue logic checks instruction (opcode, dest, src1, src2) against scoreboard (busy, wp) to dispatch

- FU available? Busy[FU#]

- RAW? WP[src1] or WP[src2]

- WAR? Cannot arise


- WAW? WP[dest]



Limitations of In-Order Issue


Instruction	Operands	<u>Latency</u>
1: LD	F2, 34(R2)	1
2: LD	F4, 45(R3)	long
3: MULTD	F6, F4, F2	3
4: SUBD	F8, F2, F2	1
5: DIVD	F4, F2, F8	4
6: ADDD	F10, F6, F4	1

In-order: 1 (2 <u>1</u>)<u>2</u> 3 4 <u>4 3</u> 5<u>5</u> 6 <u>6</u>



In-order restriction keeps instruction 4 from issuing

Out-of-Order Issue




- Issue stage buffer holds multiple instructions waiting to issue
- Decode stage adds next instruction to buffer if there is space and next instruction does not cause a WAR or WAW hazard
- Any instruction in buffer whose RAW hazards are satisfied can issue

When instruction commits, a new instruction can issue



Limitations of Out-of-Order Issue

Instruction	Operands	<u>Latency</u>
1: LD	F2, 34(R2)	1
2: LD	F4, 45(R3)	long
3: MULTD	F6, F4, F2	3
4: SUBD	F8, F2, F2	1
5: DIVD	F4, F2, F8	4
6: ADDD	F10, F6, F4	1
In-order:	1 (2 <u>1</u>) <u>2</u>	3 4 <u>4</u> <u>3</u> 5 <u>5</u> 6 <u>6</u>
Out-of-order:	1 (2 <u>1</u>) 4 <u>4</u> <u>2</u>	3 <u>3</u> 5 <u>5</u> 6 <u>6</u>



Out-of-order execution has no gain. Why did we not issue instruction 5?

Instructions In-Flight

What features of an ISA limit the number of instructions in the pipeline? Number of registers

What features of a program limit the number of instructions in the pipeline? Control transfers

Out-of-order issue does not address these other limitations.

10 III

Mitigating Limited Register Names

Floating point pipelines often cannot be filled with small number of registers


- IBM 360 had only 4 floating-point registers

Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility?

- In 1967, Robert Tomasulo's solution was dynamic register renaming.


ILP via Renaming

<u>Instruction</u>	<u>Operands</u>	<u>Latency</u>
1: LD	F2, 34(R2)	1
2: LD	F4, 45(R3)	long
3: MULTD	F6, F4, F2	3
4: SUBD	F8, F2, F2	1
5: DIVD	F4, F2, F8	4
6: ADDD	F10, F6, F4	1
In-order:	1 (2 <u>1</u>)	<u>2</u> 3 4 <u>4</u> <u>3</u> 5 <u>5</u> 6 <u>6</u>
Out-of-order:	1 (2 1) 4 4 5	2 (3, 5) 3 6 6




Any anti-dependence can be eliminated by renaming (requires additional storage). Renaming can be done in hardware!

Register Renaming



- Decode stage <u>renames registers</u> and adds instructions to the <u>reorder</u> <u>buffer (ROB)</u>
- ROB tracks in-flight instructions in program order
- ROB renames registers to eliminate WAR or WAW hazards
- ROB instructions with resolved RAW hazards can issue (source operands are ready)
- This is called "out-of-order" or "dataflow" execution

Reorder Buffer (ROB)



Instruction slot is candidate for execution when...

- Instruction is valid ("use" bit is set)
- Instruction is not already executing ("exec" bit is clear)
- Operands are available ("p1" and "p2" are set for "src1" and "src2")

D U

Renaming Registers and the ROB

- 1. Insert instruction into ROB (after decoding it)
 - i. ROB entry is used, use ← 1
 - ii. Instruction is not yet executing, exec \leftarrow 1
 - iii. Specify operation in ROB entry
- 2. Update renaming table
 - i. Identify instruction's destination register (e.g., F1)
 - ii. Look up register (e.g., F1) in renaming table
 - iii. Insert pointer to instruction's ROB entry
- 3. When instruction executes, exec \leftarrow 1
- 4. When instruction writes-back, replace pointer to ROB with produced value



Renaming table

	р	data
F1		
F2		M 1
F3		
F4		tt25
F5		
F6		t3
F7		
F8		144

1: LD F2, 34 (R2)

2: LD F4, 45 (R3)

3: MUTLD F6, F4, F2

4: SUBD F8, F2, F2

5: DIVD F4, F2, F8

6: ADDD F10, F6, F4

Reorder buffer

Ins#	use	exec	op	рl	src1	p2	src2	
1	•	0	LD					†,
2	1	0	LD					t ₂
3	1	0	MUL	0	t22	11	w11	
4	10	0	SUB	1	v1	1	v1	
5	1	0	DIV	1	v1	0	1/4 4	\ \t <u>_{</u>
								·

When are names in sources replaced by data? When a functional unit produces data


When can a name be re-used? When an instruction completes

TO THE STATE OF SECTION

Renaming Registers and the ROB

- 1. Insert instruction into ROB (after decoding it)
 - i. ROB entry is used, use ← 1
 - ii. Instruction is not yet executing, exec ← 1
 - iii. Specify operation in ROB entry
- 2. Update renaming table
 - i. Identify instruction's destination register (e.g., F1)
 - ii. Look up register (e.g., F1) in renaming table
 - iii. Insert pointer to instruction's ROB entry
- 3. When instruction executes, exec ← 1
- 4. When instruction writes-back, replace pointer to ROB with produced value


Register Renaming



- Decode stage allocates instruction template (i.e., tag t) and stores tag in register file.
- When instruction completes, tag is de-allocated.

D U


Allocating/Deallocating Templates



- Reorder buffer is managed circularly.
- Field "exec" is set when instruction begins execution.
- Field "use" is cleared when instruction completes
- Ptr2 increments when "use" bit is cleared.



Reservation Stations



Effectiveness

History

- Renaming/out-of-order execution first introduction in 360/91 in 1969
- However, implementation did not re-appear until mid-90s
- Mhys

Limitations

- Effective on a very small class of problems
- Memory latency was a much bigger problem in the 1960s
- Problem-1: Exceptions were not precise
- Problem-2: Control transfers

Precise Interrupts

Definition

- It must appear as if an interrupt is taken between two instructions
- Consider instructions k, k+1
- Effect of all instructions up to and including k is totally complete
- No effect of any instruction after k has taken place

Interrupt Handler

Aborts program or restarts at instruction k+1

● ECE 552 / CPS 550 ●21



Out-of-Order & Interrupts


Out-of-order Completion

- Precise interrupts are difficult to implement at high performance
- Want to start execution of later instructions before exception checks are finished on earlier instructions

I_1	DIVD	f6,	f6,	f4
I_2^-	LD	f2,	45(r3	3)
I_3^-	MULTD	f0,	f2,	f4
I_4	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	fO,	f6
I_6	ADDD	f6,	f8,	f2

out-of-order comp 1 2 $\underline{2}$ 3 $\underline{1}$ 4 $\underline{3}$ 5 $\underline{5}$ $\underline{4}$ 6 $\underline{6}$ restore f2 restore f10 interrupts

Exception Handling (in-order)




- -- Hold exception flags in pipeline until commit point
- -- Exceptions earlier in program order override those later in program order
- -- Inject external interrupts, which over-ride others, at commit point
- -- If exception at commit: (1) update Cause and EPC registers, (2) kill all stages, (3) inject handler PC into fetch stage

23



Phases of Instruction Execution






Exception Handling (out-of-order)


In-Order Commit for Precise Exceptions

- Instructions fetched, decoded into reorder buffer (ROB) in-order
- Instructions executed, completed out-of-order
- Instructions committed in-order
- Instruction commit writes to architectural state (e.g., register file, memory)

Need temporary storage for results before commit




Supporting Precise Exceptions



- Add <pd, dest, data, cause> fields to instruction template
- pd (1 if result ready), dest (target register), data (result computed)
- cause (reason for interrupt/exception)
- Commit instructions to register file and memory in-order
- On exception, clear re-order buffer (reset ptr-1 = ptr-2)
- Store instructions must commit before modifying memory

D U

Renaming and Rollbacks



Renaming table is a cache, speeds up register name look-up. Table is cleared after each exception. When else are valid bits cleared? Control transfers.




Control Transfer Penalty

Modern processors may have >10 pipeline stages between next PC calculation and branch resolution.

How much work is lost if pipeline does not follow correct instruction flow?

[Loop Length] x [Pipeline Width]



Branches and Jumps

Each instruction fetch depends on 1-2 pieces of information from preceding instruction:

- 1. Is preceding instruction a branch?
- 2. If so, what is the target address?

<u>Instruction</u>	Taken known?	Target known?
J	after decode	after decode
JR	after decode	after fetch
BEQZ/BNEZ	after fetch*	after decode

^{*}assuming zero? detect when register read

Reducing Control Flow Penalty

Software Solutions

- 1. Eliminate branches -- loop unrolling increases run length before branch
- 2. Reduce resolution time instruction scheduling moves instruction that produces condition earlier

Hardware Solutions

- 1. Find other work delay slots and software cooperation
- 2. Speculate predict branch result and execute instructions beyond branch

ECE 552 / CPS 550 •31

Acknowledgements

These slides contain material developed and copyright by

- Arvind (MIT)
- Krste Asanovic (MIT/UCB)
- Joel Emer (Intel/MIT)
- James Hoe (CMU)
- John Kubiatowicz (UCB)
- Alvin Lebeck (Duke)
- David Patterson (UCB)
- Daniel Sorin (Duke)