# CIS 371 Computer Organization and Design

Unit 5: Pipelining

Based on slides by Prof. Amir Roth & Prof. Milo Martin

CIS 371 (Martin): Pipelining

#### Readings

- P&H
  - Chapter 1 (performance)
  - Chapter 4 (4.5 4.8)

# This Unit: Pipelining





- Performance
  - Processor performance equation
- Multicycle datapath
- · Basic Pipelining
- Data Hazards
  - Software interlocks and scheduling
  - Hardware interlocks and stalling
  - Bypassing
- Control Hazards
  - Branch prediction
- Pipelined multi-cycle operations



CIS 371 (Martin): Pipelining


2

#### **Pre-Class Exercises**

- Question #1: Which is faster a truck or sports car?
  - Or rather when is one faster than the other?
- Question #2: What is the fastest way to transfer 1TB of data to a friend in California?
- Question#3: You have a washer, dryer, and "folder", each takes 30 minutes per load
  - How long for one load in total?
  - How long for two loads of laundry?
  - How long for 100 loads of laundry?

CIS 371 (Martin): Pipelining 3 CIS 371 (Martin): Pipelining 4

#### $240 \to 371$



- CIS 240: build something that works
- CIS 371: build something that works "well"
  - "well" means "high-performance" but also cheap, low-power, etc.
  - · Mostly "high-performance"
  - So, what is the performance of this?
  - What is performance?

CIS 371 (Martin): Pipelining

5

#### Cycles per Instruction (CPI)

- CPI: Cycle/instruction for on average
  - **IPC** = 1/CPI
    - Used more frequently than CPI
    - Favored because "bigger is better", but harder to compute with
  - Different instructions have different cycle costs
    - E.g., "add" typically takes 1 cycle, "divide" takes >10 cycles
  - Depends on relative instruction frequencies
- CPI example
  - A program executes equal: integer, floating point (FP), memory ops
  - Cycles per instruction type: integer = 1, memory = 2, FP = 3
  - What is the CPI? (33% \* 1) + (33% \* 2) + (33% \* 3) = 2
  - Caveat: this sort of calculation ignores many effects
    - Back-of-the-envelope arguments only

#### **Processor Performance Equation**

- Multiple aspects to performance: helps to isolate them
- Program runtime = latency = "seconds per program" =
   (instructions/program) \* (cycles/instruction) \* (seconds/cycle)
- Instructions per program: "dynamic instruction count"
  - Runtime count of instructions executed by the program
  - Determined by program, compiler, instruction set architecture (ISA)
- Cycles per instruction: "CPI" (typical range: 2 to 0.5)
  - On average, how many cycles does an instruction take to execute?
  - Determined by program, compiler, ISA, micro-architecture
- Seconds per cycle: clock period, length of each cycle
  - Inverse metric: cycles per second (Hertz) or cycles per ns (Ghz)
  - Determined by micro-architecture, technology parameters
- For low latency (better performance) minimize all three
  - Difficult: often pull against one another

CIS 371 (Martin): Pipelining

6

#### **Improving Clock Frequency**


- Faster transistors
- Micro-architectural techniques
  - Multi-cycle processors
    - Break each instruction into small bits
    - Less logic delay -> improved clock frequency
    - Different instructions take different number of cycles
      - CPI > 1
  - Pipelined processors
    - As above, but overlap parts of instruction (parallelism!)
    - Faster clock, but CPI can still be around 1

CIS 371 (Martin): Pipelining 7 CIS 371 (Martin): Pipelining 8

# Single-Cycle & Multi-Cycle Datapath

CIS 371 (Martin): Pipelining

#### Single-Cycle Datapath




- Single-cycle datapath: true "atomic" fetch/execute loop
  - Fetch, decode, execute one complete instruction every cycle
  - "Hardwired control": opcode decoded to control signals directly
  - + Low CPI: 1 by definition
  - Long clock period: to accommodate slowest instruction

#### Performance: Latency vs. Throughput

- Latency (execution time): time to finish a fixed task
- Throughput (bandwidth): number of tasks in fixed time
  - Different: exploit parallelism for throughput, not latency (e.g., bread)
  - Often contradictory (latency vs. throughput)
    - Will see many examples of this
  - Choose definition of performance that matches your goals
    - Scientific program? Latency, web server: throughput?
- Example: move people 10 miles
  - Car: capacity = 5, speed = 60 miles/hour
  - Bus: capacity = 60, speed = 20 miles/hour
  - Latency: **car = 10 min**, bus = 30 min
  - Throughput: car = 15 PPH (count return trip), bus = 60 PPH
- Fastest way to send 1TB of data? (100+ mbits/second)

CIS 371 (Martin): Pipelining 10

#### Multi-Cycle Datapath



- Multi-cycle datapath: attacks slow clock
  - Fetch, decode, execute one complete insn over multiple cycles
  - Micro-coded control: "stages" control signals
  - Allows insns to take different number of cycles (main point)
  - ± Opposite of single-cycle: short clock period, high CPI (think: CISC)

CIS 371 (Martin): Pipelining 11 CIS 371 (Martin): Pipelining 12

# Single-cycle vs. Multi-cycle Performance

- Single-cycle
  - Clock period = 50ns, CPI = 1
  - Performance = **50ns/insn**
- Multi-cycle has opposite performance split of single-cycle
  - + Shorter clock period
  - Higher CPI
- Multi-cycle
  - Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles)
  - Clock period = 11ns, CPI = (20%\*3)+(20%\*5)+(60%\*4) = 4
    - Why is clock period 11ns and not 10ns?
  - Performance = 44ns/insn
- Aside: CISC makes perfect sense in multi-cycle datapath

CIS 371 (Martin): Pipelining

#### Latency versus Throughput

	insn0.fetch	, dec, exec						
Single-	cycle		insn1.fetch, dec, exec					
	insn0.fetch	insn0.dec	insn0.exec					
Multi-cy	ycle		insn1.fetch	insn1.dec	insn1.exec			

- Can we have both low CPI and short clock period?
  - Not if datapath executes only one insn at a time
- Latency vs. Throughput
  - Latency: no good way to make a single insn go faster
  - + Throughput: fortunately, no one cares about single insn latency
    - Goal is to make programs, not individual insns, go faster
    - Programs contain billions of insns
  - Key: exploit inter-insn parallelism

# **Pipelining Basics**

CIS 371 (Martin): Pipelining 14

#### **Pipelining**


	insn0.fetch	insn0.dec	insn0.exec			
Multi-c	ycle			insn1.fetch	insn1.dec	insn1.exec
				1		
	insn0.fetch	insn0.dec	insn0.exec			
Pipelin	ed	insn1.fetch	insn1.dec	insn1.exec		

- Important performance technique
  - Improves instruction throughput rather instruction latency
- Begin with multi-cycle design
  - When insn advances from stage 1 to 2, next insn enters at stage 1
  - Form of parallelism: "insn-stage parallelism"
  - Maintains illusion of sequential fetch/execute loop
  - Individual instruction takes the same number of stages
  - + But instructions enter and leave at a much faster rate

Laundry analogy

CIS 371 (Martin): Pipelining 15 CIS 371 (Martin): Pipelining 16

#### 5 Stage Multi-Cycle Datapath




CIS 371 (Martin): Pipelining

17

19


#### 5 Stage Pipelined Datapath



- Temporary values (PC,IR,A,B,O,D) re-latched every stage
  - Why? 5 insns may be in pipeline at once with different PCs
  - Notice, PC not latched after ALU stage (not needed later)
  - **Pipelined control**: one single-cycle controller
    - Control signals themselves pipelined

CIS 371 (Martin): Pipelining

# 5 Stage Pipeline: Inter-Insn Parallelism




- Pipelining: cut datapath into N stages (here 5)
- T<sub>singlecycle</sub>

- One insn in each stage in each cycle
- + Clock period = MAX( $T_{insn-mem}$ ,  $T_{regfile}$ ,  $T_{ALU}$ ,  $T_{data-mem}$ )
- + Base CPI = 1: insn enters and leaves every cycle
- Actual CPI > 1: pipeline must often stall
- Individual insn latency increases (pipeline overhead), not the point

CIS 371 (Martin): Pipelining

# **Pipeline Terminology**



- Five stage: Fetch, Decode, eXecute, Memory, Writeback
  - Nothing magical about 5 stages (Pentium 4 had 22 stages!)
- Latches (pipeline registers) named by stages they separate
  - PC, F/D, D/X, X/M, M/W


CIS 371 (Martin): Pipelining 20

# Some More Terminology

- Scalar pipeline: one insn per stage per cycle
  - Alternative: "superscalar" (later in the semester, briefly)
- In-order pipeline: insns enter execute stage in order
  - Alternative: "out-of-order" (later in the semester, very briefly)
- Pipeline depth: number of pipeline stages
  - · Nothing magical about five
  - Contemporary high-performance cores have ~15 stage pipelines

CIS 371 (Martin): Pipelining 21

# Pipeline Example: Cycle 1




• 3 instructions

#### **Instruction Convention**

- Different ISAs use inconsistent register orders
- Some ISAs (for example MIPS)
  - Instruction destination (i.e., output) on the left
  - add \$1, \$2, \$3 means \$1 ← \$2+\$3
- Other ISAs
  - Instruction destination (i.e., output) on the right add r1,r2,r3 means r1+r2→r3
     1d 8(r5),r4 means mem[r5+8]→r4
     st r4,8(r5) means r4→mem[r5+8]
- Will try to specify to avoid confusion, next slides MIPS style


CIS 371 (Martin): Pipelining

# Pipeline Example: Cycle 2




CIS 371 (Martin): Pipelining 23 CIS 371 (Martin): Pipelining 24

# Pipeline Example: Cycle 3



CIS 371 (Martin): Pipelining

# Pipeline Example: Cycle 4




• 3 instructions


CIS 371 (Martin): Pipelining

26

# Pipeline Example: Cycle 5




# Pipeline Example: Cycle 6



CIS 371 (Martin): Pipelining 27 CIS 371 (Martin): Pipelining 28

25

# Pipeline Example: Cycle 7



CIS 371 (Martin): Pipelining 29

# What About Pipelined Control?

- Should it be like single-cycle control?
  - But individual insn signals must be staged
- Should it be like multi-cycle control?
  - But all stages are simultaneously active
- How many different controllers are we going to need?
  - One for each insn in pipeline?
- Solution: use simple single-cycle control, but pipeline it
  - Single controller

# Pipeline Diagram

• Pipeline diagram: shorthand for what we just saw


Across: cyclesDown: insns

 Convention: X means 1w \$4,0 (\$5) finishes execute stage and writes into X/M latch at end of cycle 4

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,0(\$5)		F	D	X	М	W			
sw \$6,4(\$7)			F	D	Х	М	W		

CIS 371 (Martin): Pipelining 30

# **Pipelined Control**



CIS 371 (Martin): Pipelining 31 CIS 371 (Martin): Pipelining 32

## Example Pipeline Perf. Calculation

- Single-cycle
  - Clock period = 50ns, CPI = 1
  - Performance = 50ns/insn
- Multi-cycle
  - Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles)
  - Clock period = 11ns, CPI = (20%\*3)+(20%\*5)+(60%\*4) = 4
  - Performance = 44ns/insn
- 5-stage pipelined
  - Clock period = **12ns** (approx. (50ns / 5 stages) + overheads)
  - + CPI = 1 (each insn takes 5 cycles, but 1 completes each cycle) + Performance = 12ns/insn
  - Well actually ... CPI = 1 + some penalty for pipelining (next)
    - CPI = 1.5 (on average insn completes every 1.5 cycles)
    - Performance = 18ns/insn
    - Much higher performance than single-cycle or multi-cycle

CIS 371 (Martin): Pipelining

## Q2: Why Is Pipeline CPI...

- ... > 1?
  - CPI for scalar in-order pipeline is 1 + stall penalties
  - · Stalls used to resolve hazards
    - Hazard: condition that jeopardizes sequential illusion
    - Stall: pipeline delay introduced to restore sequential illusion
- Calculating pipeline CPI
  - Frequency of stall \* stall cycles
  - Penalties add (stalls generally don't overlap in in-order pipelines)
  - 1 + stall-freq<sub>1</sub>\*stall-cyc<sub>1</sub> + stall-freq<sub>2</sub>\*stall-cyc<sub>2</sub> + ...
- Correctness/performance/make common case fast (MCCF)
  - Long penalties OK if they happen rarely, e.g., 1 + 0.01 \* 10 = 1.1
  - Stalls also have implications for ideal number of pipeline stages

#### Q1: Why Is Pipeline Clock Period ...

- ... > (delay thru datapath) / (number of pipeline stages)?
  - Three reasons:
    - Latches add delay
    - Pipeline stages have different delays, clock period is max delay
    - [Later:] Extra datapaths for pipelining (bypassing paths)
  - These factors have implications for ideal number pipeline stages
    - Diminishing clock frequency gains for longer (deeper) pipelines

CIS 371 (Martin): Pipelining 34

# Data Dependences, Pipeline Hazards, and Bypassing

CIS 371 (Martin): Pipelining 35 CIS 371 (Martin): Pipelining 36

#### Dependences and Hazards


- **Dependence**: relationship between two insns
  - **Data**: two insns use same storage location
  - Control: one insn affects whether another executes at all
  - Not a bad thing, programs would be boring without them
  - Enforced by making older insn go before younger one
    - Happens naturally in single-/multi-cycle designs
    - But not in a pipeline
- **Hazard**: dependence & possibility of wrong insn order
  - Effects of wrong insn order cannot be externally visible
    - Stall: for order by keeping younger insn in same stage
  - Hazards are a bad thing: stalls reduce performance

CIS 371 (Martin): Pipelining 37

#### Structural Hazards

- Structural hazards
  - Two insns trying to use same circuit at same time
    - E.g., structural hazard on register file write port
- To fix structural hazards: proper ISA/pipeline design
  - Each insn uses every structure exactly once
  - For at most one cycle
  - Always at same stage relative to F (fetch)
- Tolerate structure hazards
  - We'll revisit this

## Why Does Every Insn Take 5 Cycles?



- Could/should we allow add to skip M and go to W? No
  - It wouldn't help: peak fetch still only 1 insn per cycle
  - Structural hazards: imagine add follows 1w

CIS 371 (Martin): Pipelining 38

# **Example Structural Hazard**


	_1	2	3	4	5	6	7	8	9
ld r2,0(r1)	F	D	Χ	M	W				
add r1,r3,r4		F	D	Χ	Μ	W			
sub r1,r3,r5			F	D	Χ	Μ	W		
st r6,0(r1)				F	D	Χ	Μ	W	

- Structural hazard: resource needed twice in one cycle
  - Example: unified instruction & data memories (caches)
  - Solutions:
    - Separate instruction/data memories (caches)
    - Redesign cache to allow 2 accesses per cycle (slow, expensive)

Stall pipeline

CIS 371 (Martin): Pipelining 39 CIS 371 (Martin): Pipelining 40


#### **Data Hazards**



- Let's forget about branches and the control for a while
- The three insn sequence we saw earlier executed fine...
  - But it wasn't a real program
  - Real programs have data dependences
    - They pass values via registers and memory

CIS 371 (Martin): Pipelining 41

#### **Data Hazards**



- Would this "program" execute correctly on this pipeline?
  - Which insns would execute with correct inputs?
  - add is writing its result into \$3 in current cycle
  - 1w read \$3 two cycles ago → got wrong value
  - addi read \$3 one cycle ago → got wrong value
  - sw is reading \$3 this cycle → maybe (depending on regfile design)

# **Dependent Operations**

• Independent operations

```
add $3,$2,$1
add $6,$5,$4
```

Would this program execute correctly on a pipeline?


```
add $3,$2,$1
add $6,$5,$3
```

• What about this program?

```
add $3,$2,$1
lw $4,0($3)
addi $6,1,$3
sw $3,0($7)
```

CIS 371 (Martin): Pipelining 42

#### Memory Data Hazards



Are memory data hazards a problem for this pipeline? No

- 1w following sw to same address in next cycle, gets right value
- Why? Data mem read/write always take place in same stage
- Data hazards through registers? Yes (previous slide)
  - Occur because register write is three stages after register read
  - Can only read a register value three cycles after writing it

#### Fixing Register Data Hazards

- Can only read register value three cycles after writing it
- Option #1: make sure programs don't do it
  - Compiler puts two independent insns between write/read insn pair
    - If they aren't there already
  - Independent means: "do not interfere with register in guestion"
    - Do not write it: otherwise meaning of program changes
    - Do not read it: otherwise create new data hazard
  - Code scheduling: compiler moves around existing insns to do this
  - If none can be found, must use **nops** (no-operation)
  - This is called software interlocks
    - MIPS: Microprocessor w/out Interlocking Pipeline Stages

CIS 371 (Martin): Pipelining 45

#### Software Interlock Performance

- Assume
  - Branch: 20%, load: 20%, store: 10%, other: 50%
- For software interlocks, let's assume:
  - 20% of insns require insertion of 1 nop
  - 5% of insns require insertion of 2 nops
- Result:
  - CPI is still 1 technically
  - · But now there are more insns
  - #insns = 1 + 0.20\*1 + 0.05\*2 = 1.3
  - 30% more insns (30% slowdown) due to data hazards

#### Software Interlock Example

```
add $3,$2,$1
nop
nop
lw $4,0($3)
sw $7,0($3)
add $6,$2,$8
addi $3,$5,4
```

- Can any of last three insns be scheduled between first two
  - sw \$7,0(\$3)? No, creates hazard with add \$3,\$2,\$1
  - add \$6,\$2,\$8? Okay

addi \$3,\$5,4

- addi \$3,\$5,4? No, 1w would read \$3 from it
- Still need one more insn, use nop add \$3,\$2,\$1 add \$6,\$2,\$8 nop 1w \$4,0(\$3) sw \$7,0(\$3)

CIS 371 (Martin): Pipelining


46

#### Hardware Interlocks

- Problem with software interlocks? Not compatible
  - Where does **3** in "read register 3 cycles after writing" come from?
    - From structure (depth) of pipeline
  - What if next MIPS version uses a 7 stage pipeline?
    - Programs compiled assuming 5 stage pipeline will break
- A better (more compatible) way: hardware interlocks
  - · Processor detects data hazards and fixes them
  - Two aspects to this
    - Detecting hazards
    - Fixing hazards

CIS 371 (Martin): Pipelining 47 CIS 371 (Martin): Pipelining 48

#### **Detecting Data Hazards**



• Compare F/D insn input register names with output register names of older insns in pipeline


```
Stall =
(F/D.IR.RegSrc1 == D/X.IR.RegDest) ||
(F/D.IR.RegSrc2 == D/X.IR.RegDest) ||
(F/D.IR.RegSrc1 == X/M.IR.RegDest) ||
(F/D.IR.RegSrc2 == X/M.IR.RegDest)
```

CIS 371 (Martin): Pipelining

49

51


#### Fixing Data Hazards



- Prevent F/D insn from reading (advancing) this cycle
  - Write nop into D/X.IR (effectively, insert nop in hardware)
  - Also reset (clear) the datapath control signals
  - Disable F/D latch and PC write enables (why?)
- Re-evaluate situation next cycle

CIS 371 (Martin): Pipelining 50

# Hardware Interlock Example: cycle 1



```
1w $4,0 ($3) add $3,$2,$1

Stall =

(F/D.IR.RegSrc1 == D/X.IR.RegDest) ||


(F/D.IR.RegSrc2 == D/X.IR.RegDest) ||

(F/D.IR.RegSrc1 == X/M.IR.RegDest) ||

(F/D.IR.RegSrc2 == X/M.IR.RegDest) = 1
```

CIS 371 (Martin): Pipelining

# Hardware Interlock Example: cycle 2



```
Stall =

(F/D.IR.RegSrc1 == D/X.IR.RegDest) ||

(F/D.IR.RegSrc2 == D/X.IR.RegDest) ||


(F/D.IR.RegSrc1 == X/M.IR.RegDest) ||

(F/D.IR.RegSrc2 == X/M.IR.RegDest) = 1
```

CIS 371 (Martin): Pipelining

52

## Hardware Interlock Example: cycle 3



# Pipeline Diagram with Data Hazards

- Data hazard stall indicated with d\*
  - Stall propagates to younger insns

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,0(\$3)		F	d*	d*	D	Х	М	W	
sw \$6,4(\$7)					F	D	Χ	М	W

• Doing something "smarter" opens up a can of worms:

	1	2	3	4	5	6	7	8	9		
add \$3,\$2,\$1	F	D	Х	М	W						
lw \$4,0(\$3)		F	d*	d*	D	Х	М	W			
sw \$6,4(\$7)			F	D	Х	М	W				
$\downarrow \downarrow$											

#### **Pipeline Control Terminology**

- Hardware interlock maneuver is called stall or bubble
- Mechanism is called stall logic
- Part of more general **pipeline control** mechanism
  - Controls advancement of insns through pipeline
- Distinguish from pipelined datapath control
  - Controls datapath at each stage
  - Pipeline control controls advancement of datapath control

CIS 371 (Martin): Pipelining


54

#### Hardware Interlock Performance

- As before:
  - Branch: 20%, load: 20%, store: 10%, other: 50%
- Hardware interlocks: same as software interlocks
  - 20% of insns require 1 cycle stall (I.e., insertion of 1 nop)
  - 5% of insns require 2 cycle stall (I.e., insertion of 2 nops)
  - CPI = 1 \* 0.20\*1 + 0.05\*2 = 1.3
  - So, either CPI stays at 1 and #insns increases 30% (software)
  - Or, #insns stays at 1 (relative) and CPI increases 30% (hardware)
  - Same difference
- · Anyway, we can do better

CIS 371 (Martin): Pipelining 55 CIS 371 (Martin): Pipelining 56


# Observation!



- Technically, this situation is broken
  - 1w \$4,0(\$3) has already read \$3 from regfile
  - add \$3,\$2,\$1 hasn't yet written \$3 to regfile
- But fundamentally, everything is OK
  - 1w \$4,0(\$3) hasn't actually used \$3 yet
  - add \$3,\$2,\$1 has already computed \$3


CIS 371 (Martin): Pipelining 57

#### **WX** Bypassing



- What about this combination?
  - Add another bypass path and MUX input
  - First one was an MX bypass
  - This one is a **WX** bypass

#### Bypassing




#### Bypassing

- Reading a value from an intermediate (µarchitectural) source
- Not waiting until it is available from primary source
- Here, we are bypassing the register file
- Also called forwarding

CIS 371 (Martin): Pipelining 58


#### **ALUinB Bypassing**



• Can also bypass to ALU input B

CIS 371 (Martin): Pipelining 59 CIS 371 (Martin): Pipelining 60

#### WM Bypassing?



- Does WM bypassing make sense?
  - Not to the address input (why not?)
  - But to the store data input, yes

CIS 371 (Martin): Pipelining

#### Pipeline Diagrams with Bypassing


- If bypass exists, "from"/"to" stages execute in same cycle
  - Example: MX bypass

• Example: WX bypass

• Example: WM bypass

• Can you think of a code example that uses the WM bypass?

#### **Bypass Logic**



Each MUX has its own, here it is for MUX ALUinA
 (D/X.IR.RegSrc1 == X/M.IR.RegDest) => 0
 (D/X.IR.RegSrc1 == M/W.IR.RegDest) => 1
 Flse => 2


CIS 371 (Martin): Pipelining 62

# Bypass and Stall Logic

- Two separate things
  - Stall logic controls pipeline registers
  - Bypass logic controls MUXs
- But complementary
  - For a given data hazard: if can't bypass, must stall
- Previous slide shows **full bypassing**: all bypasses possible
  - Have we prevented all data hazards? (Thus obviating stall logic)


61

#### Have We Prevented All Data Hazards?




- No. Consider a "load" followed by a dependent "add" insn
- Bypassing alone isn't sufficient!
- Hardware solution: detect this situation and inject a stall cycle
- Software solution: ensure compiler doesn't generate such code CIS 371 (Martin): Pipelining 65

# Stalling on Load-To-Use Dependences




CIS 371 (Martin): Pipelining 66

#### Stalling on Load-To-Use Dependences



Stall = (D/X.IR.Operation == LOAD) && ((F/D.IR.RegSrc1 == D/X.IR.RegDest) || ((F/D.IR.RegSrc2 == D/X.IR.RegDest) && (F/D.IR.Op != STORE))

# Stalling on Load-To-Use Dependences



CIS 371 (Martin): Pipelining 68 CIS 371 (Martin): Pipelining 68

# Reducing Load-Use Stall Frequency


	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	M	W				
lw \$4,4(\$3)		F	D	ŧχ	М	W			
addi \$6,\$4,1			F	d*	D	<b>†</b> X	М	W	
sub \$8,\$3,\$1					F	D	Х	М	W

- Use compiler scheduling to reduce load-use stall frequency
  - As done for software interlocks, but for performance not correctness

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,4(\$3)		F	D	X	М	W			
sub \$8 \$3,\$1			F	D	* X	М	W		
addi \$6, <mark>\$4</mark> ,1				F	D	<b>†</b> X	М	W	

CIS 371 (Martin): Pipelining 69 CIS 371 (Martin): Pipelining

# Pipelining and Multi-Cycle Operations



- What if you wanted to add a multi-cycle operation?
  - E.g., 4-cycle multiply
  - P/W: separate output latch connects to W stage
  - Controlled by pipeline control finite state machine (FSM)

# Performance Impact of Load/Use Penalty


#### Assume

- Branch: 20%, load: 20%, store: 10%, other: 50%
- 50% of loads are followed by dependent instruction
  - require 1 cycle stall (I.e., insertion of 1 nop)

#### Calculate CPI

• CPI = 
$$1 + (1 * 20\% * 50\%) = 1.1$$


#### A Pipelined Multiplier




70

- Multiplier itself is often pipelined, what does this mean?
  - Product/multiplicand register/ALUs/latches replicated
  - Can start different multiply operations in consecutive cycles

# What about Stall Logic?



# **Preventing Structural Hazard**



• Fix to problem on previous slide:

Stall = (OldStallLogic) ||
(F/D.IR.RegDest "is valid" &&
F/D.IR.Operation != MULT && PO/P1.IR.RegDest "is valid")

# Pipeline Diagram with Multiplier

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6, <mark>\$4</mark> ,1		F	D	d*	d*	d*	Χ	М	W

- What about...
  - Two instructions trying to write register file in same cycle?
  - Structural hazard!
- Must prevent:

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6,\$1,1		F	D	Х	М	W			
add \$5,\$6,\$10			F	D	Х	М	W		

CIS 371 (Martin): Pipelining

74


#### More Multiplier Nasties

- What about...
  - Mis-ordered writes to the same register
  - Software thinks add gets \$4 from addi, actually gets it from mul

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi <b>\$4</b> , <b>\$1</b> ,1		F	D	Х	М	W			
add \$10,\$4,\$6					F	D	Χ	М	W

- Common? Not for a 4-cycle multiply with 5-stage pipeline
  - More common with deeper pipelines
  - In any case, must be correct

## Preventing Mis-Ordered Reg. Write



• Fix to problem on previous slide:

Stall = (OldStallLogic) ||

(F/D.IR.RegDest == D/X.IR.RegDest && D/X.IR.Operation == MULT)

CIS 371 (Martin): Pipelining 77

#### **Pipelined Functional Units**

- Almost all multi-cycle functional units are pipelined
  - Each operation takes N cycles
  - But can start initiate a new (independent) operation every cycle
  - Requires internal latching and some hardware replication
  - + A cheaper way to add bandwidth than multiple non-pipelined units

• One exception: int/FP divide: difficult to pipeline and not worth it

- s\* = structural hazard, two insns need same structure
  - · ISAs and pipelines designed to have few of these
  - · Canonical example: all insns forced to go through M stage

#### Corrected Pipeline Diagram

- With the correct stall logic
  - Prevent mis-ordered writes to the same register
  - Why two cycles of delay?

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$4,\$1,1		F	d*	d*	D	Х	М	w	
add \$10,\$4,\$6					F	D	Χ	М	W


Multi-cycle operations complicate pipeline logic

CIS 371 (Martin): Pipelining 78

# **Control Dependences and Branch Prediction**

CIS 371 (Martin): Pipelining 79 CIS 371 (Martin): Pipelining 8

#### What About Branches?




- Control hazards options
  - Could just stall to wait for branch outcome (two-cycle penalty)
  - Fetch past branch insns before branch outcome is known
    - Default: assume "not-taken" (at fetch, can't tell it's a branch)

CIS 371 (Martin): Pipelining 81

#### **Branch Speculation and Recovery**

Correct: bnez r3, targ st r6→[r7+4]



- Mis-speculation recovery: what to do on wrong guess
  - Not too painful in an short, in-order pipeline
  - · Branch resolves in X
  - + Younger insns (in F, D) haven't changed permanent state
  - Flush insns currently in F/D and D/X (i.e., replace with nops)


Recovery: addi r1,1→r3 bnez r3, targ

CIS 371 (Martin): Pipelining

targ:add r4,r5→r4



## **Branch Recovery**



- **Branch recovery**: what to do when branch is actually taken
  - Insns that will be written into F/D and D/X are wrong
  - Flush them, i.e., replace them with nops
  - + They haven't had written permanent state yet (regfile, DMem)
  - Two cycle penalty for taken branches


82 CIS 371 (Martin): Pipelining

#### **Branch Performance**

- Back of the envelope calculation
  - Branch: 20%, load: 20%, store: 10%, other: 50%
  - Say, 75% of branches are taken
- CPI = 1 + 20% \* 75% \* 2 =
  - 1 + 0.20 \* 0.75 \* 2 = 1.3
  - Branches cause 30% slowdown
    - Even worse with deeper pipelines
  - How do we reduce this penalty?

CIS 371 (Martin): Pipelining

#### Reducing Penalty: Fast Branches



- Fast branch: can decide at D, not X
  - Test must be comparison to zero or equality, no time for ALU
  - + New taken branch penalty is 1
  - Additional insns (slt) for more complex tests, must bypass to D too


CIS 371 (Martin): Pipelining 85

#### **Fast Branch Performance**

- Assume: Branch: 20%, 75% of branches are taken
  - CPI = 1 + 20% \* 75% \* 1 = 1 + 0.20\*0.75\*1 = 1.15
    - 15% slowdown (better than the 30% from before)
- But wait, fast branches assume only simple comparisons
  - Fine for MIPS
  - But not fine for ISAs with "branch if \$1 > \$2" operations
- In such cases, say 25% of branches require an extra insn
  - CPI = 1 + (20% \* 75% \* 1) + 20%\*25%\*1(extra insn) =**1.2**
- Example of ISA and micro-architecture interaction
  - Type of branch instructions
  - Another option: "Delayed branch" or "branch delay slot"
  - What about condition codes?

#### Reducing Penalty: Fast Branches

- Fast branch: targets control-hazard penalty
  - Basically, branch insns that can resolve at D, not X
    - Test must be comparison to zero or equality, no time for ALU
  - + New taken branch penalty is 1
  - Additional comparison insns (e.g., cmplt, slt) for complex tests
  - Must bypass into decode stage now, too



86

#### More Generally: Speculative Execution

- Speculation: "risky transactions on chance of profit"
- Speculative execution

CIS 371 (Martin): Pipelining

- Execute before all parameters known with certainty
- Correct speculation
  - + Avoid stall, improve performance
- Incorrect speculation (mis-speculation)
  - Must abort/flush/squash incorrect insns
  - Must undo incorrect changes (recover pre-speculation state)
- The "game": [%correct \* gain] [(1-%correct) \* penalty]
- **Control speculation**: speculation aimed at control hazards
  - Unknown parameter: are these the correct insns to execute next?


CIS 371 (Martin): Pipelining 87 CIS 371 (Martin): Pipelining 88

## **Control Speculation Mechanics**

- Guess branch target, start fetching at guessed position
  - Doing nothing is implicitly guessing target is PC+4
  - Can actively guess other targets: dynamic branch prediction
- Execute branch to verify (check) guess
  - Correct speculation? keep going
  - Mis-speculation? Flush mis-speculated insns
    - Hopefully haven't modified permanent state (Regfile, DMem)
    - + Happens naturally in in-order 5-stage pipeline
- "Game" for in-order 5 stage pipeline
  - %<sub>correct</sub> = ?
  - Gain = 2 cycles
  - + Penalty = 0 cycles → mis-speculation no worse than stalling


CIS 371 (Martin): Pipelining 89

# **Dynamic Branch Prediction Components**



- Step #1: is it a branch?
  - Easy after decode...
- Step #2: is the branch taken or not taken?
  - **Direction predictor** (applies to conditional branches only)
  - Predicts taken/not-taken
- Step #3: if the branch is taken, where does it go?
  - Easy after decode...

#### **Dynamic Branch Prediction**




- Dynamic branch prediction: hardware guesses outcome
  - Start fetching from guessed address
  - Flush on mis-prediction

CIS 371 (Martin): Pipelining 90

#### **Branch Direction Prediction**

- · Learn from past, predict the future
  - Record the past in a hardware structure
- Direction predictor (DIRP)
  - Map conditional-branch PC to taken/not-taken (T/N) decision
  - Individual conditional branches often biased or weakly biased
    - 90%+ one way or the other considered "biased"
    - Why? Loop back edges, checking for uncommon conditions
- Branch history table (BHT): simplest predictor
  - PC indexes table of bits (0 = N, 1 = T), no tags
  - Essentially: branch will go same way it went last time



CIS 371 (Martin): Pipelining 91

## Branch History Table (BHT)

- Branch history table (BHT): simplest direction predictor
  - PC indexes table of bits (0 = N, 1 = T), no tags
  - Essentially: branch will go same way it went last time
  - Problem: inner loop branch below for (i=0;i<100;i++) for (j=0; j<3; j++)// whatever
    - Two "built-in" mis-predictions per inner loop iteration
    - Branch predictor "changes its mind too quickly"

Time	State	Prediction	Outcome	Result?
1	N	N	T	Wrong
2	T	T	Т	Correct
3	T	Т	T	Correct
4	Т	T	N	Wrong
5	N	N	T	Wrong
6	T	T	T	Correct
7	T	Т	Т	Correct
8	Т	Ţ	N	Wrong
9	N	N	T	Wrong
10	T	T	T	Correct
11	T	Т	Т	Correct
12	T	T	N	Wrong

93

CIS 371 (Martin): Pipelining

Гime	State	ction	ome	Result?					
1	N	N	Т	Wrong					
2	Т	T	Т	Correct					
3	Т	Т	Т	Correct					
4	Т	T	N	Wrong					
5	N	N	Т	Wrong					
6	T	T	Т	Correct					
7	T	T	Т	Correct					
8	Т	T	N	Wrong					

# Two-Bit Saturating Counters (2bc)

- Two-bit saturating counters (2bc) [Smith 1981]
  - Replace each single-bit prediction
    - (0,1,2,3) = (N,n,t,T)
  - · Adds "hysteresis"
    - Force predictor to mis-predict twice before "changing its mind"
  - One mispredict each loop execution (rather than two)
    - + Fixes this pathology (which is not contrived, by the way)
    - Can we do even better?

1 N N T Wrong 2 n N T Wrong	
. 4	
3 t T T Correct	
4 T T N Wrong	٦
5 t T T Correct	1
6 T T T Correct	
7 T T Correct	
8 T T N Wrong	
9 t T T Correct	
10 T T Correct	
11 T T Correct	
12 <b>T N</b> Wrong	7

94

CIS 371 (Martin): Pipelining

#### **Correlated Predictor**

- Correlated (two-level) predictor [Patt 1991]
  - Exploits observation that branch outcomes are correlated
  - Maintains separate prediction per (PC, BHR) pairs
    - Branch history register (BHR): recent branch outcomes
  - Simple working example: assume program has one branch
    - BHT: one 1-bit DIRP entry
    - BHT+2BHR: 22 = 4 1-bit DIRP entries
  - Why didn't we do better?
    - BHT not long enough to capture pattern

Outcome Result? Wrong T Correct 8 1 T Correct Т T Correct Wrong Wrong

## Correlated Predictor – 3 Bit Pattern

Try 3 bits of history	Time	"Pattern"	N	NNN	NNT	NTN	Sta NTT		TNT	TTN	ттт		Prediction	Outcome	Result?
2 <sup>3</sup> DIRP	1	NNN		N	N	N	N	N	N	N	N		N	T	Wrong
entries	2	NNT		Τ	N	N	N	N	N	N	N		N	T	Wrong
per 	3	NTT	Г	Τ	Т	N	N	N	N	N	N		N	T	Wrong
pattern	4	ПТ	Γ	Т	Т	N	Т	N	N	N	N		N	N	Correct
	5	TTN	T	T	T	N	T_	N	N	N	N	Γ	N	 Ť	Wrong
	6	TNT	Г	Τ	Т	N	Т	N	N	Т	N		N	T	Wrong
	7	NTT	Г	Т	Т	N	Т	N	Т	Т	N		Ŧ	Т	Correct
	8	ПТ		Т	Т	N	Т	N	Т	Т	N		N	N	Correct
	9	TTN	٦F.	Ŧ-1	T	N		N	Ť	T	N	Γ	Ŧ	 Ť	Correct
	10	TNT		Т	Т	N	Т	N	Т	Т	N		Ŧ	Т	Correct
	11	NTT		Т	Т	N	T	N	Т	Т	N		Т	Т	Correct
	12	тт		Т	T	N	Т	N	Т	Т	N		N	N	Correct

+ No mis-predictions after predictor learns all the relevant patterns! CIS 371 (Martin): Pipelining


## Correlated Predictor Design

- Design choice I: one **global** BHR or one per PC (**local**)?
  - Each one captures different kinds of patterns
  - Global is better, captures local patterns for tight loop branches
- Design choice II: how many history bits (BHR size)?
  - Tricky one
  - + Given unlimited resources, longer BHRs are better, but...
  - BHT utilization decreases
    - Many history patterns are never seen
    - Many branches are history independent (don't care)
    - PC xor BHR allows multiple PCs to dynamically share BHT
    - BHR length < log<sub>2</sub>(BHT size)
  - Predictor takes longer to train
  - Typical length: 8–12

CIS 371 (Martin): Pipelining

#### When to Perform Branch Prediction?

- Option #1: During Decode
  - Look at instruction opcode to determine branch instructions
  - Can calculate next PC from instruction (for PC-relative branches)
  - One cycle "mis-fetch" penalty even if branch predictor is correct




- Option #2: During Fetch?
  - How do we do that?

#### **Hybrid Predictor**


- Hybrid (tournament) predictor [McFarling 1993]
  - Attacks correlated predictor BHT capacity problem
  - Idea: combine two predictors
    - Simple BHT predicts history independent branches
    - Correlated predictor predicts only branches that need history

98

- Chooser assigns branches to one predictor or the other
- Branches start in simple BHT, move mis-prediction threshold
- + Correlated predictor can be made **smaller**, handles fewer branches
- + 90-95% accuracy



#### **Revisiting Branch Prediction Components**



- Step #1: is it a branch?
  - Easy after decode... during fetch: **predictor**
- Step #2: is the branch taken or not taken?
  - **Direction predictor** (as before)
- Step #3: if the branch is taken, where does it go?
  - Branch target predictor (BTB)
  - Supplies target PC if branch is taken

97

#### Branch Target Buffer (BTB)

- As before: learn from past, predict the future
  - Record the past branch targets in a hardware structure
- Branch target buffer (BTB):
  - "guess" the future PC based on past behavior
  - "Last time the branch X was taken, it went to address Y"
    - "So, in the future, if address X is fetched, fetch address Y next"
- Operation
  - A small RAM: address = PC, data = target-PC
  - Access at Fetch in parallel with instruction memory
    - predicted-target = BTB[hash(PC)]
  - Updated at X whenever target != predicted-target
    - BTB[hash(PC)] = target
  - Hash function is just typically just extracting lower bits (as before)
  - Aliasing? No problem, this is only a prediction


CIS 371 (Martin): Pipelining 101

#### Why Does a BTB Work?


- Because most control insns use direct targets
  - Target encoded in insn itself → same "taken" target every time
- What about indirect targets?
  - Target held in a register → can be different each time
  - · Two indirect call idioms
    - + Dynamically linked functions (DLLs): target always the same
    - Dynamically dispatched (virtual) functions: hard but uncommon
  - · Also two indirect unconditional jump idioms
    - Switches: hard but uncommon
    - Function returns: hard and common but...

#### Branch Target Buffer (continued)

- At Fetch, how does insn know it's a branch & should read BTB? It doesn't have to...
  - ...all insns access BTB in parallel with Imem Fetch
- Key idea: use BTB to predict which insn are branches
  - Implement by "tagging" each entry with its corresponding PC
  - Update BTB on every taken branch insn, record target PC:
    - BTB[PC].tag = PC, BTB[PC].target = target of branch
  - All insns access at Fetch in parallel with Imem
    - Check for tag match, signifies insn at that PC is a branch
    - Predicted PC = (BTB[PC].tag == PC) ? BTB[PC].target : PC+4




## Return Address Stack (RAS)



- Return address stack (RAS)
  - Call instruction? RAS[TopOfStack++] = PC+4
  - Return instruction? Predicted-target = RAS[--TopOfStack]
  - Q: how can you tell if an insn is a call/return before decoding it?
    - Accessing RAS on every insn BTB-style doesn't work
  - Answer: **pre-decode bits** in Imem, written when first executed
- Can also be used to signify branches

#### Putting It All Together

• BTB & branch direction predictor during fetch



• If branch prediction correct, no taken branch penalty

CIS 371 (Martin): Pipelining 105

## Pipeline Depth


- Trend had been to deeper pipelines
  - 486: 5 stages (50+ gate delays / clock)
  - Pentium: 7 stages
  - Pentium II/III: 12 stages
  - Pentium 4: 22 stages (~10 gate delays / clock) "super-pipelining"
  - Core1/2: 14 stages
- Increasing pipeline depth
  - + Increases clock frequency (reduces period)
    - But double the stages reduce the clock period by less than 2x
  - Decreases IPC (increases CPI)
    - Branch mis-prediction penalty becomes longer
    - Non-bypassed data hazard stalls become longer
  - At some point, actually causes performance to decrease, but when?
    - 1GHz Pentium 4 was slower than 800 MHz PentiumIII
  - "Optimal" pipeline depth is program and technology specific

#### **Branch Prediction Performance**

- Dynamic branch prediction
  - 20% of instruction branches
  - Simple predictor: branches predicted with 75% accuracy
    - CPI = 1 + (20% \* 25% \* 2) = 1.1
  - More advanced predictor: 95% accuracy
    - CPI = 1 + (20% \* 5% \* 2) = 1.02
- Branch mis-predictions still a big problem though
  - Pipelines are long: typical mis-prediction penalty is 10+ cycles
  - Pipelines are superscalar (later)

CIS 371 (Martin): Pipelining 106

#### **Summary**



- Performance
- Multicycle datapath
- Basic Pipelining
- Data Hazards
  - Software interlocks and scheduling
  - Hardware interlocks and stalling
  - Bypassing
- Control Hazards
  - · Branch prediction
- Pipelined multi-cycle operations