CIS 371 Computer Organization and Design

Unit 5: Pipelining

Based on slides by Prof. Amir Roth & Prof. Milo Martin

CIS 371 (Martin): Pipelining

Readings

- P&H
 - Chapter 4 (4.5 4.8)

This Unit: Pipelining





- Performance
 - Processor performance equation
- Multicycle datapath
- · Basic Pipelining
- Data Hazards
 - Software interlocks and scheduling
 - Hardware interlocks and stalling
 - Bypassing
- Control Hazards
 - Branch prediction
- Pipelined multi-cycle operations

2



CIS 371 (Martin): Pipelining

Pre-Class Exercises

- You have a washer, dryer, and "folder"
 - Each takes 30 minutes per load
 - How long for 1 load in total?
 - How long for two loads of laundry?
 - How long for 100 loads of laundry?
- Now assume:
 - Washing takes 30 minutes, drying 60 minutes, and folding 15 min
 - How long for one load in total?
 - How long for two loads of laundry?
 - How long for 100 loads of laundry?

CIS 371 (Martin): Pipelining 3 CIS 371 (Martin): Pipelining 4

Pre-Class Exercises Answers


- You have a washer, dryer, and "folder"
 - Each takes 30 minutes per load
 - How long for one load in total? 90 minutes
 - How long for two loads of laundry? 90 + 30 = 120 minutes
 - How long for 100 loads of laundry? 90 + 30*99 = 3060 min
- Now assume:
 - Washing takes 30 minutes, drying 60 minutes, and folding 15 min
 - How long for one load in total? 105 minutes
 - How long for two loads of laundry? 105 + 60 = 165 minutes
 - How long for 100 loads of laundry? 105 + 60*99 = 6045 min

CIS 371 (Martin): Pipelining 5

Processor Performance Equation

- Multiple aspects to performance: helps to isolate them
- Program runtime = latency = "seconds per program" =
 (instructions/program) * (cycles/instruction) * (seconds/cycle)
- Instructions per program: "dynamic instruction count"
 - Runtime count of instructions executed by the program
 - Determined by program, compiler, instruction set architecture (ISA)
- Cycles per instruction: "CPI" (typical range: 2 to 0.5)
 - On average, how many cycles does an instruction take to execute?
 - Determined by program, compiler, ISA, micro-architecture
- Seconds per cycle: clock period, length of each cycle
 - Inverse metric: cycles per second (Hertz) or cycles per ns (Ghz)
 - Determined by micro-architecture, technology parameters
- For low latency (better performance) minimize all three
 - Difficult: often pull against one another

$240 \to 371$



- CIS 240: build something that works
- CIS 371: build something that works "well"
 - "well" means "high-performance" but also cheap, low-power, etc.
 - Mostly "high-performance"
 - So, what is the performance of this?
 - What is performance?

CIS 371 (Martin): Pipelining 6

Cycles per Instruction (CPI)

- CPI: Cycle/instruction for on average
 - **IPC** = 1/CPI
 - Used more frequently than CPI
 - Favored because "bigger is better", but harder to compute with
 - Different instructions have different cycle costs
 - E.g., "add" typically takes 1 cycle, "divide" takes >10 cycles
 - Depends on relative instruction frequencies
- CPI example
 - A program executes equal: integer, floating point (FP), memory ops
 - Cycles per instruction type: integer = 1, memory = 2, FP = 3
 - What is the CPI? (33% * 1) + (33% * 2) + (33% * 3) = 2
 - Caveat: this sort of calculation ignores many effects
 - Back-of-the-envelope arguments only

CIS 371 (Martin): Pipelining 7 CIS 371 (Martin): Pipelining 8

Improving Clock Frequency

- Faster transistors
- Micro-architectural techniques
 - Multi-cycle processors
 - · Break each instruction into small bits
 - Less logic delay -> improved clock frequency
 - Different instructions take different number of cycles
 - CPI > 1
 - Pipelined processors
 - As above, but overlap parts of instruction (parallelism!)
 - Faster clock, but CPI can still be around 1


CIS 371 (Martin): Pipelining 9 CIS 371 (Martin): Pipelining 10

Recall: The Sequential Model

Fetch PC
Decode
Read Inputs
Execute
Write
Next PC

- Basic structure of all modern ISAs
- Processor logically executes loop at left
- Program order: total order on dynamic insns
 - Order and **named storage** define computation
- Convenient feature: program counter (PC)
 - Insn itself at memory[PC]
 - Next PC is PC++ unless insn says otherwise
- Atomic: insn X finishes before insn X+1 starts
 - Can break this constraint physically (pipelining)
 - But must maintain illusion to preserve programmer sanity

Datapath




Single-Cycle & Multi-Cycle

- Single-cycle datapath: true "atomic" fetch/execute loop
 - Fetch, decode, execute one complete instruction every cycle
 - "Hardwired control": opcode decoded to control signals directly
 - + Low CPI: 1 by definition
 - Long clock period: to accommodate slowest instruction

CIS 371 (Martin): Pipelining 11 CIS 371 (Martin): Pipelining 12

Multi-Cycle Datapath



- Multi-cycle datapath: attacks slow clock
 - Fetch, decode, execute one complete insn over multiple cycles
 - Micro-coded control: "stages" control signals
 - Allows insns to take different number of cycles (main point)
 - ± Opposite of single-cycle: short clock period, high CPI (think: CISC)

CIS 371 (Martin): Pipelining

Single-cycle vs. Multi-cycle Performance

- Single-cycle
 - Clock period = 50ns, CPI = 1
 - Performance = **50ns/insn**
- Multi-cycle has opposite performance split of single-cycle
 - + Shorter clock period
 - Higher CPI
- Multi-cycle
 - Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles)
 - Clock period = 11ns, CPI = (20%*3)+(20%*5)+(60%*4)=4
 - Why is clock period 11ns and not 10ns?
 - Performance = 44ns/insn
- Aside: CISC makes perfect sense in multi-cycle datapath

Single-cycle vs. Multi-cycle

	insn0.fetch	, dec, exec				
Single-	cycle		insn1.fetch	, dec, exec		
	insn0.fetch	insn0.dec	insn0.exec			
Multi-c	ycle			insn1.fetch	insn1.dec	insn1.exec

Single-cycle datapath:

- Fetch, decode, execute one complete instruction every cycle
- + Low CPI: 1 by definition
- Long clock period: to accommodate slowest instruction
- Multi-cycle datapath: attacks slow clock
 - Fetch, decode, execute one complete insn over multiple cycles
 - Allows insns to take different number of cycles
 - ± Opposite of single-cycle: short clock period, high CPI (think: CISC)

CIS 371 (Martin): Pipelining 14

Pipelining Basics

CIS 371 (Martin): Pipelining 15 CIS 371 (Martin): Pipelining 16

Performance: Latency vs. Throughput

- Latency (execution time): time to finish a fixed task
- Throughput (bandwidth): number of tasks in fixed time
 - Different: exploit parallelism for throughput, not latency (e.g., bread)
 - Often contradictory (latency vs. throughput)
 - · Will see many examples of this
 - Choose definition of performance that matches your goals
 - Scientific program? Latency, web server: throughput?
- Example: move people 10 miles
 - Car: capacity = 5, speed = 60 miles/hour
 - Bus: capacity = 60, speed = 20 miles/hour
 - Latency: **car = 10 min**, bus = 30 min
 - Throughput: car = 15 PPH (count return trip), bus = 60 PPH
- Fastest way to send 1TB of data? (at 100+ mbits/second)


CIS 371 (Martin): Pipelining 17

Pipelining

				_		
	insn0.fetch	insn0.dec	insn0.exec			
Multi-cy	/cle			insn1.fetch	insn1.dec	insn1.exec
		1		1		
	insn0.fetch	insn0.dec	insn0.exec			
Pipelin	ed	insn1.fetch	insn1.dec	insn1.exec		

- Important performance technique
 - Improves instruction throughput rather instruction latency
- Begin with multi-cycle design
 - When insn advances from stage 1 to 2, next insn enters at stage 1
 - Form of parallelism: "insn-stage parallelism"
 - Maintains illusion of sequential fetch/execute loop
 - Individual instruction takes the same number of stages
 - + But instructions enter and leave at a much faster rate
- · Laundry analogy


Latency versus Throughput




- Can we have both low CPI and short clock period?
 - Not if datapath executes only one insn at a time
- Latency and throughput: two views of performance ...
 - (1) at the program level and (2) at the instructions level
- Single instruction latency
 - Doesn't matter: programs comprised of billions of instructions
 - Difficult to reduce anyway
- Goal is to make programs, not individual insns, go faster
 - Instruction throughput → program latency
 - Key: exploit inter-insn parallelism

CIS 371 (Martin): Pipelining 18

5 Stage Multi-Cycle Datapath



5 Stage Pipeline: Inter-Insn Parallelism



- **Pipelining**: cut datapath into N stages (here 5) T_{singlecycle}
 - One insn in each stage in each cycle
 - + Clock period = $MAX(T_{insn-mem}, T_{reafile}, T_{ALU}, T_{data-mem})$
 - + Base CPI = 1: insn enters and leaves every cycle
 - Actual CPI > 1: pipeline must often stall
- Individual insn latency increases (pipeline overhead), not the point CIS 371 (Martin): Pipelining


Some More Terminology

- Scalar pipeline: one insn per stage per cycle
 - Alternative: "superscalar" (later in the semester, briefly)
- In-order pipeline: insns enter execute stage in order
 - Alternative: "out-of-order" (later in the semester, very briefly)
- Pipeline depth: number of pipeline stages
 - Nothing magical about five

CIS 371 (Martin): Pipelining

• Contemporary high-performance cores have ~15 stage pipelines

5 Stage Pipelined Datapath



- Five stage: Fetch, Decode, eXecute, Memory, Writeback
 - Nothing magical about 5 stages (Pentium 4 had 22 stages!)
- Latches (pipeline registers) named by stages they begin
 - PC, D, X, M, W

CIS 371 (Martin): Pipelining 22


Instruction Convention

- Different ISAs use inconsistent register orders
- Some ISAs (for example MIPS)
 - Instruction destination (i.e., output) on the left
 - add \$1, \$2, \$3 means \$1 ← \$2+\$3
- Other ISAs

23

- Instruction destination (i.e., output) on the right add r1,r2,r3 means r1+r2→r3
 ld 8(r5),r4 means mem[r5+8]→r4
 st r4,8(r5) means r4→mem[r5+8]
- Will try to specify to avoid confusion, next slides MIPS style


Pipeline Example: Cycle 1



• 3 instructions


CIS 371 (Martin): Pipelining

Pipeline Example: Cycle 2




CIS 371 (Martin): Pipelining 26

Pipeline Example: Cycle 3



Pipeline Example: Cycle 4




• 3 instructions


CIS 371 (Martin): Pipelining 27 CIS 371 (Martin): Pipelining 28

25

Pipeline Example: Cycle 5




Pipeline Example: Cycle 6



CIS 371 (Martin): Pipelining 29 CIS 371 (Martin): Pipelining 30

Pipeline Example: Cycle 7



Pipeline Diagram

- Pipeline diagram: shorthand for what we just saw
 - Across: cycles
 - Down: insns
 - Convention: X means 1w \$4,0 (\$5) finishes execute stage and writes into M latch at end of cycle 4

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,8(\$5)		F	D	X	М	W			
sw \$6,4(\$7)			F	D	Х	М	W		

CIS 371 (Martin): Pipelining 31 CIS 371 (Martin): Pipelining 32

Example Pipeline Perf. Calculation

- Single-cycle
 - Clock period = 50ns, CPI = 1
 - Performance = 50ns/insn
- Multi-cycle
 - Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles)
 - Clock period = 11ns, CPI = (20%*3)+(20%*5)+(60%*4) = 4
 - Performance = 44ns/insn
- 5-stage pipelined
 - Clock period = **12ns** approx. (50ns / 5 stages) + overheads
 - + CPI = 1 (each insn takes 5 cycles, but 1 completes each cycle) + Performance = 12ns/insn
 - Well actually ... CPI = 1 + some penalty for pipelining (next)
 - CPI = 1.5 (on average insn completes every 1.5 cycles)
 - Performance = 18ns/insn
 - Much higher performance than single-cycle or multi-cycle

CIS 371 (Martin): Pipelining

Q2: Why Is Pipeline CPI...

- ... > 1?
 - CPI for scalar in-order pipeline is 1 + stall penalties
 - · Stalls used to resolve hazards
 - **Hazard**: condition that jeopardizes sequential illusion
 - Stall: pipeline delay introduced to restore sequential illusion
- Calculating pipeline CPI
 - Frequency of stall * stall cycles
 - Penalties add (stalls generally don't overlap in in-order pipelines)
 - 1 + stall-freq₁*stall-cyc₁ + stall-freq₂*stall-cyc₂ + ...
- Correctness/performance/make common case fast (MCCF)
 - Long penalties OK if they happen rarely, e.g., 1 + 0.01 * 10 = 1.1
 - Stalls also have implications for ideal number of pipeline stages

Q1: Why Is Pipeline Clock Period ...

- ... > (delay thru datapath) / (number of pipeline stages)?
 - · Three reasons:
 - Latches add delay
 - Pipeline stages have different delays, clock period is max delay
 - [Later:] Extra datapaths for pipelining (bypassing paths)
 - These factors have implications for ideal number pipeline stages
 - Diminishing clock frequency gains for longer (deeper) pipelines

CIS 371 (Martin): Pipelining 34

Data Dependences, Pipeline Hazards, and Bypassing

CIS 371 (Martin): Pipelining 35 CIS 371 (Martin): Pipelining 36

Dependences and Hazards


- **Dependence**: relationship between two insns
 - Data: two insns use same storage location
 - Control: one insn affects whether another executes at all
 - Not a bad thing, programs would be boring without them
 - Enforced by making older insn go before younger one
 - Happens naturally in single-/multi-cycle designs
 - But not in a pipeline
- **Hazard**: dependence & possibility of wrong insn order
 - Effects of wrong insn order cannot be externally visible
 - Stall: for order by keeping younger insn in same stage
 - Hazards are a bad thing: stalls reduce performance

CIS 371 (Martin): Pipelining 37

Structural Hazards

- Structural hazards
 - Two insns trying to use same circuit at same time
 - E.g., structural hazard on register file write port
- To fix structural hazards: proper ISA/pipeline design
 - Each insn uses every structure exactly once
 - For at most one cycle
 - Always at same stage relative to F (fetch)
- Tolerate structure hazards
 - We'll revisit this

Why Does Every Insn Take 5 Cycles?



- Could/should we allow add to skip M and go to W? No
 - It wouldn't help: peak fetch still only 1 insn per cycle
 - Structural hazards: imagine add follows 1w

CIS 371 (Martin): Pipelining 38


Example Structural Hazard

	_1	2	3	4	5	6	7	8	9
ld r2,0(r1)	F	D	Χ	M	W				
add r1,r3,r4		F	D	Χ	Μ	W			
sub r1,r3,r5			F	D	Χ	Μ	W		
st r6,0(r1)				F	D	Χ	Μ	W	

- Structural hazard: resource needed twice in one cycle
 - Example: unified instruction & data memories (caches)
 - Solutions:
 - Separate instruction/data memories (caches)
 - Redesign cache to allow 2 accesses per cycle (slow, expensive)
 - Stall pipeline

CIS 371 (Martin): Pipelining 39 CIS 371 (Martin): Pipelining 40


Data Hazards



- Let's forget about branches and the control for a while
- The three insn sequence we saw earlier executed fine...
 - But it wasn't a real program
 - Real programs have data dependences
 - They pass values via registers and memory

CIS 371 (Martin): Pipelining 41

Data Hazards



- Would this "program" execute correctly on this pipeline?
 - Which insns would execute with correct inputs?
 - add is writing its result into \$3 in current cycle
 - 1w read \$3 two cycles ago → got wrong value
 - addi read \$3 one cycle ago → got wrong value
 - sw is reading \$3 this cycle → maybe (depending on regfile design)

Dependent Operations

• Independent operations

```
add $3,$2,$1
add $6,$5,$4
```

• Would this program execute correctly on a pipeline?


```
add $3,$2,$1
add $6,$5,$3
```

• What about this program?

```
add $3,$2,$1
lw $4,8($3)
addi $6,1,$3
sw $3,8($7)
```

CIS 371 (Martin): Pipelining 42

Memory Data Hazards



- Are memory data hazards a problem for this pipeline? No
 - 1w following sw to same address in next cycle, gets right value
 - Why? Data mem read/write always take place in same stage
- Data hazards through registers? Yes (previous slide)
 - Occur because register write is three stages after register read
 - Can only read a register value three cycles after writing it

Fixing Register Data Hazards

- Can only read register value three cycles after writing it
- Option #1: make sure programs don't do it
 - Compiler puts two independent insns between write/read insn pair
 - If they aren't there already
 - Independent means: "do not interfere with register in question"
 - Do not write it: otherwise meaning of program changes
 - Do not read it: otherwise create new data hazard
 - Code scheduling: compiler moves around existing insns to do this
 - If none can be found, must use nops (no-operation)
 - This is called software interlocks
 - MIPS: Microprocessor w/out Interlocking Pipeline Stages

CIS 371 (Martin): Pipelining 45

Software Interlock Performance

- Assume
 - Branch: 20%, load: 20%, store: 10%, other: 50%
- For software interlocks, let's assume:
 - 20% of insns require insertion of 1 nop
 - 5% of insns require insertion of 2 nops
- Result:
 - CPI is still 1 technically
 - · But now there are more insns
 - #insns = 1 + 0.20*1 + 0.05*2 = 1.3
 - 30% more insns (30% slowdown) due to data hazards

Software Interlock Example

```
add $3,$2,$1
nop
nop
lw $4,8($3)
sw $7,8($3)
add $6,$2,$8
addi $3,$5,4
```

- Can any of last three insns be scheduled between first two
 - sw \$7,8(\$3)? No, creates hazard with add \$3,\$2,\$1
 - add \$6,\$2,\$8? Okay
 - addi \$3,\$5,4? No, 1w would read \$3 from it
 - Still need one more insn, use nop add \$3,\$2,\$1 add \$6,\$2,\$8 nop
 lw \$4,8(\$3) sw \$7,8(\$3) addi \$3,\$5,4

CIS 371 (Martin): Pipelining


46

Hardware Interlocks

- Problem with software interlocks? Not compatible
 - Where does 3 in "read register 3 cycles after writing" come from?
 - From structure (depth) of pipeline
 - What if next MIPS version uses a 7 stage pipeline?
 - Programs compiled assuming 5 stage pipeline will break
- A better (more compatible) way: hardware interlocks
 - · Processor detects data hazards and fixes them
 - Two aspects to this
 - Detecting hazards
 - Fixing hazards

CIS 371 (Martin): Pipelining 47 CIS 371 (Martin): Pipelining 48

Detecting Data Hazards



• Compare input register names of insn in D stage with output register names of older insns in pipeline


```
Stall =
(D.IR.RegSrc1 == X.IR.RegDest) ||
(D.IR.RegSrc2 == X.IR.RegDest) ||
(D.IR.RegSrc1 == M.IR.RegDest) ||
(D.IR.RegSrc2 == M.IR.RegDest)
```

CIS 371 (Martin): Pipelining

49

51


Fixing Data Hazards




- Prevent D insn from reading (advancing) this cycle
 - Write nop into X.IR (effectively, insert nop in hardware)
 - Also reset (clear) the datapath control signals
 - Disable D latch and PC write enables (why?)
- Re-evaluate situation next cycle

CIS 371 (Martin): Pipelining 50


Hardware Interlock Example: cycle 1



Hardware Interlock Example: cycle 2



Hardware Interlock Example: cycle 3



Pipeline Diagram with Data Hazards

- Data hazard stall indicated with d*
 - Stall propagates to younger insns

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,0(\$3)		F	d*	d*	D	Х	М	W	
sw \$6,4(\$7)					F	D	Χ	М	W

• Doing something "smarter" opens up a can of worms:

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,0(\$3)		F	d*	d*	D	Χ	М	W	
sw \$6,4(\$7)			F	D	Χ	М	W		
			*	*					

Pipeline Control Terminology

- Hardware interlock maneuver is called stall or bubble
- Mechanism is called stall logic
- Part of more general **pipeline control** mechanism
 - Controls advancement of insns through pipeline
- Distinguish from pipelined datapath control
 - Controls datapath at each stage
 - Pipeline control controls advancement of datapath control

CIS 371 (Martin): Pipelining


54

Hardware Interlock Performance

- As before:
 - Branch: 20%, load: 20%, store: 10%, other: 50%
- Hardware interlocks: same as software interlocks
 - 20% of insns require 1 cycle stall (I.e., insertion of 1 nop)
 - 5% of insns require 2 cycle stall (I.e., insertion of 2 nops)
 - CPI = 1 + 0.20*1 + 0.05*2 = 1.3
 - So, either CPI stays at 1 and #insns increases 30% (software)
 - Or, #insns stays at 1 (relative) and CPI increases 30% (hardware)
 - Same difference
- Anyway, we can do better

CIS 371 (Martin): Pipelining 55 CIS 371 (Martin): Pipelining 56


Observation!



- Technically, this situation is broken
 - 1w \$4,8(\$3) has already read \$3 from regfile
 - add \$3,\$2,\$1 hasn't yet written \$3 to regfile
- But fundamentally, everything is OK
 - 1w \$4,8(\$3) hasn't actually used \$3 yet
 - add \$3,\$2,\$1 has already computed \$3


CIS 371 (Martin): Pipelining 57

WX Bypassing



- What about this combination?
 - Add another bypass path and MUX (multiplexor) input
 - First one was an MX bypass
 - This one is a **WX** bypass

Bypassing




Bypassing

- Reading a value from an intermediate (μ architectural) source
- Not waiting until it is available from primary source
- Here, we are bypassing the register file
- Also called forwarding

CIS 371 (Martin): Pipelining 58


ALUinB Bypassing



• Can also bypass to ALU input B

CIS 371 (Martin): Pipelining 59 CIS 371 (Martin): Pipelining 60

WM Bypassing?



- Does WM bypassing make sense?
 - Not to the address input (why not?)
 - But to the store data input, yes

CIS 371 (Martin): Pipelining

Pipeline Diagrams with Bypassing


- If bypass exists, "from"/"to" stages execute in same cycle
 - Example: MX bypass

• Example: WX bypass

• Example: WM bypass

• Can you think of a code example that uses the WM bypass?

Bypass Logic



62

• Each MUX has its own, here it is for MUX ALUINA

CIS 371 (Martin): Pipelining


Bypass and Stall Logic

- Two separate things
 - Stall logic controls pipeline registers
 - Bypass logic controls MUXs
- But complementary
 - For a given data hazard: if can't bypass, must stall
- Previous slide shows **full bypassing**: all bypasses possible
 - Have we prevented all data hazards? (Thus obviating stall logic)

CIS 371 (Martin): Pipelining 63 CIS 371 (Martin): Pipelining 64


61

Have We Prevented All Data Hazards?




- No. Consider a "load" followed by a dependent "add" insn
- Bypassing alone isn't sufficient!
- Hardware solution: detect this situation and inject a stall cycle
- Software solution: ensure compiler doesn't generate such code CIS 371 (Martin): Pipelining 65


Stalling on Load-To-Use Dependences



Stalling on Load-To-Use Dependences



Stalling on Load-To-Use Dependences



Reducing Load-Use Stall Frequency


	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	M	W				
lw \$4,4(\$3)		F	D	₹X	М	W			
addi \$6,\$4,1			F	d*	D	† X	М	W	
sub \$8,\$3,\$1					F	D	Х	М	W

- Use compiler scheduling to reduce load-use stall frequency
 - As done for software interlocks, but for performance not correctness

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,4(\$3)		F	D	X	М	W			
sub \$8 \$3,\$1			F	D	* X	М	W		
addi \$6, <mark>\$4</mark> ,1				F	D	† X	М	W	

CIS 371 (Martin): Pipelining 69 CIS 371 (Martin): Pipelining

Pipelining and Multi-Cycle Operations




- What if you wanted to add a multi-cycle operation?
 - E.g., 4-cycle multiply
 - P: separate output latch connects to W stage
 - Controlled by pipeline control finite state machine (FSM)

Performance Impact of Load/Use Penalty

- Assume
 - Branch: 20%, load: 20%, store: 10%, other: 50%
 - 50% of loads are followed by dependent instruction
 - require 1 cycle stall (I.e., insertion of 1 nop)
- Calculate CPI
 - CPI = 1 + (1 * 20% * 50%) = 1.1

A Pipelined Multiplier




70

- Multiplier itself is often pipelined, what does this mean?
 - Product/multiplicand register/ALUs/latches replicated
 - Can start different multiply operations in consecutive cycles

CIS 371 (Martin): Pipelining 71 CIS 371 (Martin): Pipelining 72

What about Stall Logic?



```
Stall = (OldStallLogic) ||

(D.IR.RegSrc1 == P0.IR.RegDest) || (D.IR.RegSrc2 == P0.IR.RegDest) ||

(D.IR.RegSrc1 == P1.IR.RegDest) || (D.IR.RegSrc2 == P1.IR.RegDest) ||

(D.IR.RegSrc1 == P2.IR.RegDest) || (D.IR.RegSrc2 == P2.IR.RegDest)
```

CIS 371 (Martin): Pipelining 73

Multiplier Write Port Structural Hazard

- What about...
 - Two instructions trying to write register file in same cycle?
 - Structural hazard!
- Must prevent:

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6,\$1,1		F	D	Х	М	W			
add \$5,\$6,\$10			F	D	Х	М	W		

• Solution? stall the subsequent instruction

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6,\$1,1		F	D	Х	М	W			
add \$5,\$6,\$10			F	d*	D	Χ	М	W	

Pipeline Diagram with Multiplier

• Allow independent instructions


	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6,\$7,1		F	D	Х	М	W			

• Stall subsequent dependent instructions:

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6,\$4,1		F	D	d*	d*	d*	X	М	W

CIS 371 (Martin): Pipelining 74

Preventing Structural Hazard



• Fix to problem on previous slide:

```
Stall = (OldStallLogic) ||
(D.IR.RegDest "is valid" &&
D.IR.Operation != MULT && PO.IR.RegDest "is valid")
```

More Multiplier Nasties

- What about...
 - Mis-ordered writes to the same register
 - Software thinks add gets \$4 from addi, actually gets it from mul

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$4,\$1,1		F	D	Х	М	w			
add \$10,\$4,\$6					F	D	Χ	М	W

- Common? Not for a 4-cycle multiply with 5-stage pipeline
 - More common with deeper pipelines
 - In any case, must be correct

CIS 371 (Martin): Pipelining 77


Corrected Pipeline Diagram

- With the correct stall logic
 - Prevent mis-ordered writes to the same register
 - Why two cycles of delay?

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$4,\$1,1		F	d*	d*	D	Χ	М	W	
add \$10,\$4,\$6					F	D	¥χ	М	W

• Multi-cycle operations complicate pipeline logic

Preventing Mis-Ordered Reg. Write



• Fix to problem on previous slide:

Stall = (OldStallLogic) ||

((D.IR.RegDest == X.IR.RegDest) && (X.IR.Operation == MULT))

78

CIS 371 (Martin): Pipelining

Pipelined Functional Units

- Almost all multi-cycle functional units are pipelined
 - Each operation takes N cycles
 - But can start initiate a new (independent) operation every cycle
 - Requires internal latching and some hardware replication
 - + A cheaper way to add bandwidth than multiple non-pipelined units

• One exception: int/FP divide: difficult to pipeline and not worth it




- s* = structural hazard, two insns need same structure
 - ISAs and pipelines designed to have few of these
 - Canonical example: all insns forced to go through M stage

Control Dependences and Branch Prediction

CIS 371 (Martin): Pipelining 81

Branch Recovery




- Branch recovery: what to do when branch is actually taken
 - Insns that will be written into D and X are wrong
 - Flush them, i.e., replace them with nops
 - + They haven't had written permanent state yet (regfile, DMem)

83

Two cycle penalty for taken branches (non-fast branch)

What about Branches?




- Branch speculation
 - Could just stall to wait for branch outcome (two-cycle penalty)
 - Fetch past branch insns before branch outcome is known
 - Default: assume "not-taken" (at fetch, can't tell it's a branch)

CIS 371 (Martin): Pipelining 82

Branch Speculation and Recovery

- Mis-speculation recovery: what to do on wrong guess
 - Not too painful in an short, in-order pipeline
 - · Branch resolves in X
 - + Younger insns (in F, D) haven't changed permanent state
 - Flush insns currently in D and X (i.e., replace with nops)



Branch Performance

- Back of the envelope calculation
 - Branch: 20%, load: 20%, store: 10%, other: 50%
 - Say, 75% of branches are taken
- CPI = 1 + 20% * 75% * 2 = 1 + **0.20** * **0.75** * **2** = 1.3
 - Branches cause 30% slowdown
 - Even worse with deeper pipelines
- Can we do better than assuming branch is not taken?

CIS 371 (Martin): Pipelining

85

Control Speculation Mechanics

- Guess branch target, start fetching at guessed position
 - Doing nothing is implicitly guessing target is PC+4
 - Can actively guess other targets: dynamic branch prediction
- Execute branch to verify (check) guess
 - Correct speculation? keep going
 - Mis-speculation? Flush mis-speculated insns
 - Hopefully haven't modified permanent state (Regfile, DMem)
 - + Happens naturally in in-order 5-stage pipeline

Big Idea: Speculative Execution


• Speculation: "risky transactions on chance of profit"

Speculative execution

- Execute before all parameters known with certainty
- Correct speculation
 - + Avoid stall, improve performance
- Incorrect speculation (mis-speculation)
 - Must abort/flush/squash incorrect insns
 - Must undo incorrect changes (recover pre-speculation state)
- **Control speculation**: speculation aimed at control hazards
 - Unknown parameter: are these the correct insns to execute next?


CIS 371 (Martin): Pipelining 86

Dynamic Branch Prediction



- Dynamic branch prediction: hardware guesses outcome
 - Start fetching from guessed address
 - Flush on mis-prediction

Dynamic Branch Prediction Components




- Step #1: is it a branch?
 - Easy after decode...
- Step #2: is the branch taken or not taken?
 - **Direction predictor** (applies to conditional branches only)
 - · Predicts taken/not-taken
- Step #3: if the branch is taken, where does it go?
 - Easy after decode...

CIS 371 (Martin): Pipelining

Branch History Table (BHT)


- Branch history table (BHT). simplest direction predictor
 - PC indexes table of bits (0 = N, 1 = T), no tags
 - Essentially: branch will go same way it went last time
 - Problem: inner loop branch below for (i=0;i<100;i++) for (j=0; j<3; j++)// whatever
 - Two "built-in" mis-predictions per inner loop iteration
 - Branch predictor "changes its mind too quickly"



Branch Direction Prediction

Learn from past, predict the future

- Record the past in a hardware structure
- Direction predictor (DIRP)
 - Map conditional-branch PC to taken/not-taken (T/N) decision
 - Individual conditional branches often biased or weakly biased
 - 90%+ one way or the other considered "biased"
 - Why? Loop back edges, checking for uncommon conditions
- Branch history table (BHT): simplest predictor
 - PC indexes table of bits (0 = N, 1 = T), no tags
 - Essentially: branch will go same way it went last time



Two-Bit Saturating Counters (2bc)

Two-bit saturating counters (2bc) [Smith 1981]

- Replace each single-bit prediction
 - (0,1,2,3) = (N,n,t,T)
- · Adds "hysteresis"
 - Force predictor to mis-predict twice before "changing its mind"
- One mispredict each loop execution (rather than two)
 - + Fixes this pathology (which is not contrived, by the way)
 - Can we do even better?

Time	State	Prediction	Outcome	Result?
1	N	N	T	Wrong
2	n	N	T	Wrong
3	t	T	T	Correct
4	T	T	N	Wrong
5	t	T	T	Correct
6	T	T	Т	Correct
7	T	Т	Т	Correct
8	T	T	N	Wrong
9	t	T	T	Correct
10	T	T	Т	Correct
11	T	Т	Т	Correct
12	T	T	N	Wrong

89

Correlated Predictor

Correlated (two-level) predictor [Patt 1991]

- Exploits observation that branch outcomes are correlated
- Maintains separate prediction per (PC, BHR) pairs
 - Branch history register (BHR): recent branch outcomes
- Simple working example: assume program has one branch
 - BHT: one 1-bit DIRP entry
 - BHT+2BHR: 22 = 4 1-bit DIRP entries
- Why didn't we do better?
 - BHT not long enough to capture pattern

CIS 371 (Martin): Pipelining


"Pattern" Time	State NN NT TN TT				Outcome Prediction			
1 NN	N	N	N	N	N		T	Wrong
2 NT	Т	N	N	N	N		T	Wrong
3 Π	Т	Т	N	N	N		T	Wrong
4 TT	Т	Т	N	Т	Т		N	Wrong
5 TN	Ť	T	N	N	 N		Ť	Wrong
6 NT	Т	T	Т	N	Т		T	Correct
7 11	Т	Т	Т	N	N		Т	Wrong
8 11	Т	Т	Т	Т	Т		N	Wrong
9 TN	Ť	Ŧ	T	N	 Т		Ŧ	Correct
10 NT	Т	T	Т	N	Т		T	Correct
11 17	Т	Т	Т	N	N		T	Wrong
12 □	Т	Т	Т	Т	T		N	Wrong
_	_							

93

Correlated Predictor Design

- Design choice I: one **global** BHR or one per PC (**local**)?
 - Each one captures different kinds of patterns
 - Global is better, captures local patterns for tight loop branches
- Design choice II: how many history bits (BHR size)?
 - · Tricky one
 - + Given unlimited resources, longer BHRs are better, but...
 - BHT utilization decreases
 - Many history patterns are never seen
 - Many branches are history independent (don't care)
 - PC xor BHR allows multiple PCs to dynamically share BHT
 - BHR length < log₂(BHT size)
 - Predictor takes longer to train
 - Typical length: 8-12

Correlated Predictor – 3 Bit Pattern




+ No mis-predictions after predictor learns all the relevant patterns! CIS 371 (Martin): Pipelining

Recall: Fastest and Slowest Leaf Nodes

- Expectation:
 - · Let's just consider the leaves
 - Same depth, similar instruction count -> similar runtime
- Some of the fastest leaves (all ~24): L = Left, R = Right
 - LLLLLLLLLLLLLLLL
 - LLLLLLLLLLLLLLR (or any with one "R")
 - LLRRLLRRLLRRLLRRLL
 - LLRRLRLRLRLRLRLRLR
 - LLRRRLRLLRRRLRLLRR
- Some of the slowest leaves:
 - RRRRLRRRRLRLRLLLL (~62)

was worst than average (~41)


- RRRRLRRRRRRLLLRRRL (~56)
- RRRRRLRRLRLRLL (~56)



Runtime distribution - Intel Core2

Hybrid Predictor


- Hybrid (tournament) predictor [McFarling 1993]
 - · Attacks correlated predictor BHT capacity problem
 - Idea: combine two predictors
 - Simple BHT predicts history independent branches
 - Correlated predictor predicts only branches that need history
 - Chooser assigns branches to one predictor or the other
 - Branches start in simple BHT, move mis-prediction threshold
 - + Correlated predictor can be made **smaller**, handles fewer branches
 - + 90–95% accuracy



CIS 371 (Martin): Pipelining

98


Revisiting Branch Prediction Components



- Step #1: is it a branch?
 - Easy after decode... during fetch: predictor
- Step #2: is the branch taken or not taken?
 - **Direction predictor** (as before)
- Step #3: if the branch is taken, where does it go?
 - Branch target predictor (BTB)
 - Supplies target PC if branch is taken

When to Perform Branch Prediction?

- Option #1: During Decode
 - Look at instruction opcode to determine branch instructions
 - Can calculate next PC from instruction (for PC-relative branches)
 - One cycle "mis-fetch" penalty even if branch predictor is correct




- Option #2: During Fetch?
 - How do we do that?

Branch Target Buffer (BTB)


- As before: learn from past, predict the future
 - Record the past branch targets in a hardware structure
- Branch target buffer (BTB):
 - "guess" the future PC based on past behavior
 - "Last time the branch X was taken, it went to address Y"
 - "So, in the future, if address X is fetched, fetch address Y next"
- Operation
 - A small RAM: address = PC, data = target-PC
 - Access at Fetch in parallel with instruction memory
 - predicted-target = BTB[hash(PC)]
 - Updated at X whenever target != predicted-target
 - BTB[hash(PC)] = target
 - Hash function is just typically just extracting lower bits (as before)
 - Aliasing? No problem, this is only a prediction

Branch Target Buffer (continued)

- At Fetch, how does insn know it's a branch & should read BTB? It doesn't have to...
 - ...all insns access BTB in parallel with Imem Fetch
- Key idea: use BTB to predict which insn are branches
 - Implement by "tagging" each entry with its corresponding PC
 - Update BTB on every taken branch insn, record target PC:
 - BTB[PC].tag = PC, BTB[PC].target = target of branch
 - All insns access at Fetch in parallel with Imem
 - Check for tag match, signifies insn at that PC is a branch
 - Predicted PC = (BTB[PC].tag == PC) ? BTB[PC].target : PC+4



Return Address Stack (RAS)



- Return address stack (RAS)
 - Call instruction? RAS[TopOfStack++] = PC+4
 - Return instruction? Predicted-target = RAS[--TopOfStack]
 - $\bullet\;$ Q: how can you tell if an insn is a call/return before decoding it?
 - Accessing RAS on every insn BTB-style doesn't work
 - Answer: another predictor (or put them in BTB marked as "return")
 - Or, pre-decode bits in insn mem, written when first executed

Why Does a BTB Work?


- Because most control insns use direct targets
 - Target encoded in insn itself → same "taken" target every time
- What about indirect targets?
 - Target held in a register → can be different each time
 - · Two indirect call idioms
 - + Dynamically linked functions (DLLs): target always the same
 - Dynamically dispatched (virtual) functions: hard but uncommon
 - · Also two indirect unconditional jump idioms
 - · Switches: hard but uncommon
 - Function returns: hard and common but...

CIS 371 (Martin): Pipelining

102

Putting It All Together

• BTB & branch direction predictor during fetch



• If branch prediction correct, no taken branch penalty


CIS 371 (Martin): Pipelining 103 CIS 371 (Martin): Pipelining 104

Branch Prediction Performance

- Dynamic branch prediction
 - 20% of instruction branches
 - Simple predictor: branches predicted with 75% accuracy
 - CPI = 1 + (20% * 25% * 2) = 1.1
 - More advanced predictor: 95% accuracy
 - CPI = 1 + (20% * 5% * 2) = 1.02
- Branch mis-predictions still a big problem though
 - Pipelines are long: typical mis-prediction penalty is 10+ cycles
 - For cores that do more per cycle, predictions most costly (later)

CIS 371 (Martin): Pipelining 105

Summary





• Multicycle datapath

I/O

- Multicycle datapa
- Basic Pipelining
- Data Hazards

Performance

- · Software interlocks and scheduling
- Hardware interlocks and stalling
- Bypassing
- Control Hazards
 - · Branch prediction
- Pipelined multi-cycle operations

Pipeline Depth

- Trend had been to deeper pipelines
 - 486: 5 stages (50+ gate delays / clock)
 - Pentium: 7 stages
 - Pentium II/III: 12 stages
 - Pentium 4: 22 stages (~10 gate delays / clock) "super-pipelining"
 - Core1/2: 14 stages
- Increasing pipeline depth
 - + Increases clock frequency (reduces period)
 - But double the stages reduce the clock period by less than 2x
 - Decreases IPC (increases CPI)
 - Branch mis-prediction penalty becomes longer
 - Non-bypassed data hazard stalls become longer
 - At some point, actually causes performance to decrease, but when?
 - 1GHz Pentium 4 was slower than 800 MHz PentiumIII
 - "Optimal" pipeline depth is program and technology specific