

#### Readings

#### • P&H

• 5.1-5.3, 5.5

#### Start-of-class Exercise

This Unit: Caches

- You're a researcher
  - You frequently use books from the library
  - Your productivity is reduced while waiting for books
- How do you:
  - Coordinate/organize/manage the books?
    - Fetch the books from the library when needed
  - How do you reduce overall waiting?
    - What techniques can you apply?
    - Consider both simple & more clever approaches

### Analogy Partly Explained

- You're a processor designer
  - The processor frequently use data from the memory
  - The processor's performance is reduced while waiting for data
- How does the **processor**:
  - Coordinate/organize/manage the **data** 
    - Fetch the **data** from the **memory** when needed
  - How do you reduce overall **memory latency**?
    - What techniques can you apply?
    - Consider both simple & more clever approaches

CIS 371 (Martin): Caches

5

7

# Memories (SRAM & DRAM)

# **Big Picture Motivation**

- Processor can compute only as fast as memory
  - A 3Ghz processor can execute an "add" operation in 0.33ns
  - Today's "Main memory" latency is more than 33ns
  - Naïve implementation: loads/stores can be 100x slower than other operations
- Unobtainable goal:
  - Memory that operates at processor speeds
  - Memory as large as needed for all running programs
  - Memory that is cost effective
- Can't achieve all of these goals at once

CIS 371 (Martin): Caches

6

#### **Types of Memory**

#### • Static RAM (SRAM)

- 6 or 8 transistors per bit
  - Two inverters (4 transistors) + transistors for reading/writing
- Optimized for speed (first) and density (second)
- Fast (sub-nanosecond latencies for small SRAM)
  - Speed roughly proportional to its area (~ sqrt(number of bits))
- Mixes well with standard processor logic

#### • Dynamic RAM (DRAM)

- 1 transistor + 1 capacitor per bit
- Optimized for density (in terms of cost per bit)
- Slow (>30ns internal access, ~50ns pin-to-pin)
- Different fabrication steps (does not mix well with logic)
- Nonvolatile storage: Magnetic disk, Flash RAM


#### Memory & Storage Technologies

- Cost what can \$200 buy (2009)?
  - SRAM: 16MB
  - DRAM: 4,000MB (4GB) 250x cheaper than SRAM
  - Flash: 64,000MB (64GB) 16x cheaper than DRAM
  - Disk: 2,000,000MB (2TB) 32x vs. Flash (512x vs. DRAM)
- Latency
  - SRAM: <1 to 2ns (on chip)
  - DRAM: ~50ns 100x or more slower than SRAM
  - Flash: 75,000ns (75 microseconds) 1500x vs. DRAM
  - Disk: 10,000,000ns (10ms) 133x vs Flash (200,000x vs DRAM)

#### • Bandwidth


- SRAM: 300GB/sec (e.g., 12-port 8-byte register file @ 3Ghz)
- DRAM: ~25GB/s
- Flash: 0.25GB/s (250MB/s), 100x less than DRAM
- Disk: 0.1 GB/s (100MB/s), 250x vs DRAM, **sequential** access only CIS 371 (Martin): Caches 9

#### Memory Technology Trends



CIS 371 (Martin): Caches

10



- · Processors get faster more quickly than memory (note log scale)
  - Processor speed improvement: 35% to 55%
  - Memory latency improvement: 7%

#### CIS 371 (Martin): Caches

# The Memory Hierarchy

#### Known From the Beginning

"Ideally, one would desire an infinitely large memory capacity such that any particular word would be immediately available ... We are forced to recognize the possibility of constructing a hierarchy of memories, each of which has a greater capacity than the preceding but which is less quickly accessible."

> Burks, Goldstine, VonNeumann "Preliminary discussion of the logical design of an electronic computing instrument" IAS memo 1946

```
CIS 371 (Martin): Caches
```

13

# Spatial and Temporal Locality Example

- Which memory accesses demonstrate spatial locality?
- Which memory accesses demonstrate temporal locality?

int sum = 0; int X[1000]; for(int c = 0; c < 1000; c++){ sum += c;

X[c] = 0;

# Big Observation: Locality & Caching

- Locality of memory references
  - Empirical property of real-world programs, few exceptions
- Temporal locality
  - Recently referenced data is likely to be referenced again soon
  - Reactive: "cache" recently used data in small, fast memory
- Spatial locality
  - More likely to reference data near recently referenced data
  - Proactive: "cache" large chunks of data to include nearby data
- Both properties hold for data and instructions
- Cache: finite-sized hashtable of recently used data blocks
  In hardware, transparent to software
- CIS 371 (Martin): Caches

14

# Library Analogy

- Consider books in a library
- Library has lots of books, but it is slow to access
  - Far away (time to walk to the library)
  - Big (time to walk within the library)
- How can you avoid these latencies?
  - Check out books, take them home with you
    - Put them on desk, on bookshelf, etc.
  - But desks & bookshelves have limited capacity
    - Keep recently used books around (temporal locality)
    - Grab books on related topic at the same time (spatial locality)
    - Guess what books you'll need in the future (prefetching)


# Library Analogy Explained

- Registers ↔ books on your desk
  - Actively being used, small capacity
- Caches ↔ bookshelves
  - Moderate capacity, pretty fast to access
- Main memory ↔ library
  - · Big, holds almost all data, but slow
- Disk (virtual memory) ↔ inter-library loan
  - · Very slow, but hopefully really uncommon

CIS 371 (Martin): Caches


17

# Exploiting Locality: Memory Hierarchy



18


# Concrete Memory Hierarchy



CIS 371 (Martin): Caches

• Uses magnetic disks or flash drives

# **Evolution of Cache Hierarchies**



Chips today are 30–70% cache by area

# Caches

CIS 371 (Martin): Caches

21

#### Logical Cache Organization

- Cache is a hardware hashtable
- The setup
  - 32-bit ISA  $\rightarrow$  4B words/addresses, 2<sup>32</sup> B address space
- Logical cache organization
  - 4KB, organized as 1K 4B blocks
  - Each block can hold a 4-byte word
- Physical cache implementation
  - 1K (1024 bit) by 4B SRAM
  - Called data array
  - 10-bit address input
  - 32-bit data input/output

- What is a "hash table"?
  - What is it used for?
  - How does it work?
- Short answer:
  - Maps a "key" to a "value"
    - Constant time lookup/insert
  - Have a table of some size, say N, of "buckets"
  - Take a "key" value, apply a hash function to it
  - Insert and lookup a "key" at "hash(key) modulo N"
    - Need to store the "key" and "value" in each bucket
    - Need to check to make sure the "key" matches
  - Need to handle conflicts/overflows somehow (chaining, re-hashing)

CIS 371 (Martin): Caches

22

[11:2]

data

24

# Looking Up A Block


- Q: which 10 of the 32 address bits to use?
- A: bits [11:2]
  - 2 least significant (LS) bits [1:0] are the offset bits

11:2

addr

- · Locate byte within word
- Don't need these to locate word
- Next 10 LS bits [11:2] are the index bits
  - These locate the word
  - Nothing says index must be these bits
  - But these work best in practice
    - Why? (think about it)

CIS 371 (Martin): Caches




# Knowing that You Found It

- Each cache row corresponds to 2<sup>20</sup> blocks
  - How to know which if any is currently there?
  - Tag each cache word with remaining address bits [31:12]

11:2

- Build separate and parallel tag array
  - 1K by 21-bit SRAM
  - 20-bit (next slide) tag + 1 valid bit
- Lookup algorithm
  - Read tag indicated by index bits
  - If tag matches & valid bit set: then: Hit → data is good else: Miss → data is garbage, wait...




CIS 371 (Martin): Caches

31:12

# A Concrete Example


- Lookup address x000C14B8
  - Index = addr [11:2] = (addr >> 2) & x7FF = x12E
  - Tag = addr [31:12] = (addr >> 12) = x000C1



# Handling a Cache Miss

- What if requested data isn't in the cache?
  - How does it get in there?
- Cache controller: finite state machine
  - Remembers miss address
  - Accesses next level of memory
  - Waits for response
  - Writes data/tag into proper locations
  - All of this happens on the **fill path**
  - Sometimes called **backside**

# Cache Misses and Pipeline Stalls



- I\$ and D\$ misses stall pipeline just like data hazards
  - Stall logic driven by miss signal
    - Cache "logically" re-evaluates hit/miss every cycle
    - Block is filled  $\rightarrow$  miss signal de-asserts  $\rightarrow$  pipeline restarts

### Cache Performance Equation

- For a cache
  - Access: read or write to cache
  - Hit: desired data found in cache
  - Miss: desired data not found in cache
    - Must get from another component
    - No notion of "miss" in register file
  - Fill: action of placing data into cache
  - %<sub>miss</sub> (miss-rate): #misses / #accesses
  - t<sub>hit</sub>: time to read data from (write data to) cache
  - t<sub>miss</sub>: time to read data into cache
- Performance metric: average access time
  - $t_{avg} = t_{hit} + (\%_{miss} * t_{miss})$

CIS 371 (Martin): Caches

t<sub>hit</sub>

**L**miss

Cache

29

# CPI Calculation with Cache Misses

- Parameters
  - Simple pipeline with base CPI of 1
  - Instruction mix: 30% loads/stores
  - I\$: %<sub>miss</sub> = 2%, t<sub>miss</sub> = 10 cycles
  - D\$: %<sub>miss</sub> = 10%, t<sub>miss</sub> = 10 cycles
- What is new CPI?
  - $CPI_{I\$} = \%_{missI\$} * t_{miss} = 0.02*10 \text{ cycles} = 0.2 \text{ cycle}$
  - $CPI_{D\$} = \%_{load/store} *\%_{missD\$} *t_{missD\$} = 0.3 * 0.1*10 \text{ cycles} = 0.3 \text{ cycle}$   $CPI_{new} = CPI + CPI_{I\$} + CPI_{D\$} = 1+0.2+0.3 = 1.5$

CIS 371 (Martin): Caches

30

# Measuring Cache Performance


- Ultimate metric is t<sub>ava</sub>
  - Cache capacity and circuits roughly determines t<sub>hit</sub>
  - Lower-level memory structures determine t<sub>mise</sub>
  - Measure %<sub>miss</sub>
    - Hardware performance counters
    - Simulation

# **Cache Examples**

- 4-bit addresses → 16B memory
  - Simpler cache diagrams than 32-bits
- tag (1 bit) 8B cache, 2B blocks

- index (2 bits) 1 bit
- Figure out number of sets: 4 (capacity / block-size)
- Figure out how address splits into offset/index/tag bits
  - Offset: least-significant  $\log_2(\text{block-size}) = \log_2(2) = 1 \rightarrow 0000$
  - Index: next  $\log_2(\text{number-of-sets}) = \log_2(4) = 2 \rightarrow 0000$
  - Tag: rest =  $4 1 2 = 1 \rightarrow 0000$


#### 4-bit Address, 8B Cache, 2B Blocks



#### 4-bit Address, 8B Cache, 2B Blocks


0000	Α	Main memo	ory			tag (1 bit)	index (2 bits)	1 bit
0001	В							
<b>001</b> 0	С	Load:	1110	Mis	ss			
0 <mark>01</mark> 1	D					Data		
<b>010</b> 0	Е			<b>.</b>	-			
0 <mark>10</mark> 1	F			Set	Tag	0 1		
<b>011</b> 0	G			00	0	A B		
<b>011</b> 1	н			01	0	C D		
1 <mark>00</mark> 0	Ι			10	0	E F		
<b>100</b> 1	J			11	0	G H		
<b>101</b> 0	К							
<b>101</b> 1	L							
<b>110</b> 0	М							
<b>110</b> 1	N							
1110	Р							
1111	Q							
CIS 371	CIS 371 (Martin): Caches 34							

#### 4-bit Address, 8B Cache, 2B Blocks



#### Capacity and Performance


- Simplest way to reduce %<sub>miss</sub>: increase capacity
  - + Miss rate decreases monotonically
    - "Working set": insns/data program is actively using
    - Diminishing returns
  - However t<sub>hit</sub> increases
    - Latency proportional to sqrt(capacity)
  - t<sub>avg</sub>?



- Given capacity, manipulate  $\ensuremath{\%_{\text{miss}}}$  by changing organization

#### **Block Size**


- Given capacity, manipulate %<sub>miss</sub> by changing organization
- One option: increase block size
  - Exploit spatial locality
  - Notice index/offset bits change
  - Tag remain the same
- Ramifications
  - + Reduce  $\%_{miss}$  (up to a point)
  - + Reduce tag overhead (why?)
  - Potentially useless data transfer
  - Premature replacement of useful data
  - Fragmentation



512\*512bit

CIS 371 (Martin): Caches

# 4-bit Address, 8B Cache, 4B Blocks



### Block Size and Tag Overhead


- 4KB cache with 1024 4B blocks?
  - 4B blocks → 2-bit offset, 1024 frames → 10-bit index
  - 32-bit address 2-bit offset 10-bit index = 20-bit tag
  - 20-bit tag / 32-bit block = 63% overhead
- 4KB cache with 512 8B blocks
  - 8B blocks → 3-bit offset, 512 frames → 9-bit index
  - 32-bit address 3-bit offset 9-bit index = 20-bit tag
  - 20-bit tag / 64-bit block = 32% overhead
  - Notice: tag size is same, but data size is twice as big
- A realistic example: 64KB cache with 64B blocks
  - 16-bit tag / 512-bit block = ~ 2% overhead

#### • Note: Tags are not optional

CIS 371 (Martin): Caches

38

# 4-bit Address, 8B Cache, 4B Blocks



# Effect of Block Size on Miss Rate

- Two effects on miss rate
  - + Spatial prefetching (good)
    - For blocks with adjacent addresses
    - Turns miss/miss into miss/hit pairs
  - Interference (bad)



41


- Turns hits into misses by disallowing simultaneous residence
- Consider entire cache as one big block
- Both effects always present
  - Spatial prefetching dominates initially

• For blocks with non-adjacent

- Depends on size of the cache
- Good block size is 32–256B
  - Program dependent

CIS 371 (Martin): Caches

# **Cache Conflicts**



# Block Size and Miss Penalty

- Does increasing block size increase t<sub>miss</sub>?
  - Don't larger blocks take longer to read, transfer, and fill?
  - They do, but...
- t<sub>miss</sub> of an isolated miss is not affected
  - Critical Word First / Early Restart (CRF/ER)
  - Requested word fetched first, pipeline restarts immediately
  - Remaining words in block transferred/filled in the background
- t<sub>miss</sub>'es of a cluster of misses will suffer
  - · Reads/transfers/fills of two misses can't happen at the same time
  - Latencies can start to pile up
  - This is a bandwidth problem

CIS 371 (Martin): Caches

42

4B 4B


#### Associativity

- Set-associativity
  - Block can reside in one of few frames
  - Frame groups called sets
  - Each frame in set called a way
  - This is 2-way set-associative (SA)
  - 1-way → direct-mapped (DM)
  - 1-set → fully-associative (FA)
  - + Reduces conflicts
  - Increases latency<sub>hit:</sub>

31:11

CIS 371 (Martin): Caches

additional tag match & muxing




# Associativity

- Lookup algorithm
  - Use index bits to find set
  - Read data/tags in all frames in parallel
  - Any (match and valid bit), Hit
  - Notice tag/index/offset bits
    - Only 9-bit index (versus 10-bit for direct mapped)

associativity↑

10:2



# **Replacement Policies**

- Set-associative caches present a new design choice • On cache miss, which block in set to replace (kick out)?
- Some options
  - Random
  - FIFO (first-in first-out)
  - LRU (least recently used)
    - Fits with temporal locality, LRU = least likely to be used in future
  - NMRU (not most recently used)
    - An easier to implement approximation of LRU
    - Is LRU for 2-way set-associative caches
  - Belady's: replace block that will be used furthest in future
    - Unachievable optimum

CIS 371 (Martin): Caches

46


# LRU and Miss Handling

- Add LRU field to each set
  - "Least recently used"
  - LRU data is encoded "way"
  - Hit? update MRU

31:11


CIS 371 (Martin): Caches

• LRU bits updated on each access




# 4-bit Address, 8B Cache, 2B Blocks, 2-way

0000	A	Main m	emory			tag (2 bi	t)		index (1	bits)	1 bit
0001	В										
00 <mark>1</mark> 0	С										
00 <mark>1</mark> 1	D			Way 0		LRU		Wa	v 1		
01 <mark>0</mark> 0	E			-	- 4 -	-		w a	-		-
01 <mark>0</mark> 1	F				ata					ata	
01 <mark>1</mark> 0	G	Set	Tag	0	1	-	Tag		0	1	-
0111	н	0	00	A	В	0	01		E	F	
10 <mark>0</mark> 0	I	1	00	C	D	1	01		G	Н	
10 <mark>0</mark> 1	J										
10 <mark>1</mark> 0	К										
10 <mark>1</mark> 1	L										
11 <mark>0</mark> 0	М										
11 <mark>0</mark> 1	Ν										
11 <mark>1</mark> 0	Р										
11 <mark>1</mark> 1	Q										
CIS 371	CIS 371 (Martin): Caches 48										




#### 4-bit Address, 8B Cache, 2B Blocks, 2-way



#### Associativity and Performance

- Higher associative caches
  - + Have better (lower)  $\%_{miss}$ 
    - Diminishing returns
  - However  $t_{hit}$  increases
    - The more associative, the slower
  - What about t<sub>avg</sub>?



- Block-size and number of sets should be powers of two
  - Makes indexing easier (just rip bits out of the address)
- 3-way set-associativity? No problem

# **Improving Effectiveness of Memory Hierarchy**

# Classifying Misses: 3C Model

- Divide cache misses into three categories
  - Compulsory (cold): never seen this address before
    - Would miss even in infinite cache
  - Capacity: miss caused because cache is too small
    - Would miss even in fully associative cache
    - Identify? Consecutive accesses to block separated by access to at least N other distinct blocks (N is number of frames in cache)
  - Conflict: miss caused because cache associativity is too low
    - Identify? All other misses
  - (Coherence): miss due to external invalidations
    - Only in shared memory multiprocessors (later)

### Miss Rate: ABC

- Why do we care about 3C miss model?
  - So that we know what to do to eliminate misses
  - If you don't have conflict misses, increasing associativity won't help

#### • Associativity

- + Decreases conflict misses
- Increases latency<sub>hit</sub>
- Block size
  - Increases conflict/capacity misses (fewer frames)
  - + Decreases compulsory/capacity misses (spatial locality)
  - No significant effect on latency<sub>hit</sub>
- Capacity

CIS 371 (Martin): Caches


- + Decreases capacity misses
- Increases latency<sub>hit</sub>

CIS 371 (Martin): Caches

53

#### Reducing Conflict Misses: Victim Buffer

- Conflict misses: not enough associativity
  - High-associativity is expensive, but also rarely needed
    - 3 blocks mapping to same 2-way set and accessed (XYZ)+
- Victim buffer (VB): small fully-associative cache
  - Sits on I\$/D\$ miss path
  - Small so very fast (e.g., 8 entries)
  - Blocks kicked out of I\$/D\$ placed in VB
  - On miss, check VB: hit? Place block back in I\$/D\$
  - 8 extra ways, shared among all sets
    - + Only a few sets will need it at any given time
  - + Very effective in practice



55

# Prefetching

- Bring data into cache proactively/speculatively
  - If successful, reduces number of caches misses
- Key: anticipate upcoming miss addresses accurately
  - Can do in software or hardware
- Simple hardware prefetching: next block prefetching
  - Miss on address **X** → anticipate miss on **X+block-size**
  - + Works for insns: sequential execution
  - + Works for data: arrays
- Table-driven hardware prefetching
  - Use **predictor** to detect strides, common patterns
- Effectiveness determined by:
  - **Timeliness**: initiate prefetches sufficiently in advance
  - **Coverage**: prefetch for as many misses as possible
  - Accuracy: don't pollute with unnecessary data

itterns prefetch logic n advance possible L2

I\$/D\$

### Software Prefetching

- Use a special "prefetch" instruction
  - Tells the hardware to bring in data, doesn't actually read it
  - Just a hint
- Inserted by programmer or compiler
- Example

```
int tree_add(tree_t* t) {
    if (t == NULL) return 0;
    __builtin_prefetch(t->left);
    __builtin_prefetch(t->right);
    return t->val + tree_add(t->right) + tree_add(t->left);
}
```

- Multiple prefetches bring multiple blocks in parallel
  - More "Memory-level" parallelism (MLP)

CIS 371 (Martin): Caches

```
Software Restructuring: Data
```

- · Capacity misses: poor spatial or temporal locality
  - Several code restructuring techniques to improve both
  - Compiler must know that restructuring preserves semantics
- Loop interchange: spatial locality
  - Example: row-major matrix: x[i][j] followed by x[i][j+1]
  - Poor code: x[I][j] followed by x[i+1][j]
    for (j = 0; j<NCOLS; j++)
    for (i = 0; i<NROWS; i++)
    sum += x[i][j];</pre>
  - Better code

```
for (i = 0; i<NROWS; i++)
for (j = 0; j<NCOLS; j++)
sum += X[i][j];</pre>
```

```
CIS 371 (Martin): Caches
```

CIS 371 (Martin): Caches

58

# Software Restructuring: Data

- Loop blocking: temporal locality
  - Poor code


- Better code
  - Cut array into CACHE\_SIZE chunks
  - Run all phases on one chunk, proceed to next chunk for (i=0; i<NUM\_ELEMS; i+=CACHE\_SIZE) for (k=0; k<NUM ITERATIONS; k++)</li>

```
for (j=0; j<CACHE_SIZE; j++)
    X[i+j] = f(X[i+j]);</pre>
```

- Assumes you know CACHE\_SIZE, do you?
- Loop fusion: similar, but for multiple consecutive loops

# Software Restructuring: Code

- Compiler an layout code for temporal and spatial locality
  - If (a) { code1; } else { code2; } code3;
  - But, code2 case never happens (say, error condition)



# What About Stores? Handling Cache Writes

CIS 371 (Martin): Caches

#### Tag/Data Access

- Reads: read tag and data in parallel
  - Tag mis-match  $\rightarrow$  data is wrong (OK, just stall until good data arrives)
- Writes: read tag, write data in parallel? No. Why?
  - Tag mis-match  $\rightarrow$  clobbered data (oops)
  - For associative caches, which way was written into?
- Writes are a pipelined two step (multi-cycle) process
  - Step 1: match tag
  - Step 2: write to matching way
  - Bypass (with address check) to avoid load stalls
  - May introduce structural hazards

# Write Issues


- So far we have looked at reading from cache
  - Instruction fetches, loads
- What about writing into cache
  - Stores, not an issue for instruction caches
- Several new issues
  - Tag/data access
  - Write-through vs. write-back
  - Write-allocate vs. write-not-allocate
  - Hiding write miss latency

CIS 371 (Martin): Caches

62

# Write Propagation

- When to propagate new value to (lower level) memory?
- Option #1: Write-through: immediately
  - On hit, update cache
  - · Immediately send the write to the next level
- Option #2: Write-back: when block is replaced
  - Requires additional "dirty" bit per block
    - Replace clean block: no extra traffic
    - Replace dirty block: extra "writeback" of block
  - + Writeback-buffer (WBB):
    - Hide latency of writeback (keep off critical path) WBB
    - Step#1: Send "fill" request to next-level
    - Step#2: While waiting, write dirty block to buffer
    - Step#3: When new blocks arrives, put it into cache
    - Step#4: Write buffer contents to next-level



63

# Write Propagation Comparison

#### • Write-through

- Requires additional bus bandwidth
  - Consider repeated write hits
- Next level must handle small writes (1, 2, 4, 8-bytes)
- + No need for dirty bits in cache
- + No need to handle "writeback" operations
  - Simplifies miss handling (no write-back buffer)
- Sometimes used for L1 caches (for example, by IBM)

#### • Write-back

- + Key advantage: uses less bandwidth
- Reverse of other pros/cons above
- Used by Intel, AMD, and ARM
- Second-level and beyond are generally write-back caches

CIS 371 (Martin): Caches

65

### Write Miss Handling

- How is a write miss actually handled?
- Write-allocate: fill block from next level, then write it
  - + Decreases read misses (next read to block will hit)
  - Requires additional bandwidth
  - Commonly used (especially with write-back caches)
- Write-non-allocate: just write to next level, no allocate
  - Potentially more read misses
  - + Uses less bandwidth
  - Use with write-through


CIS 371 (Martin): Caches

66

# Write Misses and Store Buffers

- Read miss?
  - Load can't go on without the data, it must stall
- Write miss?
  - Technically, no instruction is waiting for data, why stall?
- Store buffer: a small buffer
  - Stores put address/value to store buffer, **keep going**
  - Store buffer writes stores to D\$ in the background
  - Loads must search store buffer (in addition to D\$)
  - + Eliminates stalls on write misses (mostly)
  - Creates some problems (later)
- Store buffer vs. writeback-buffer
  - Store buffer: "in front" of D\$, for hiding store misses
  - Writeback buffer: "behind" D\$, for hiding writebacks

CIS 371 (Martin): Caches



67

# **Cache Hierarchies**

# Designing a Cache Hierarchy

- + For any memory component:  $t_{\text{hit}}$  vs.  $\%_{\text{miss}}$  tradeoff
- Upper components (I\$, D\$) emphasize low t<sub>hit</sub>
  - Frequent access  $\rightarrow t_{hit}$  important
  - $t_{miss}$  is not bad  $\rightarrow \%_{miss}$  less important
  - Lower capacity and lower associativity (to reduce  $t_{\text{hit}})$
  - Small-medium block-size (to reduce conflicts)
- Moving down (L2, L3) emphasis turns to %<sub>miss</sub>
  - Infrequent access  $\rightarrow t_{hit}$  less important
  - $t_{miss}$  is bad  $\rightarrow \%_{miss}$  important
  - High capacity, associativity, and block size (to reduce  $\ensuremath{\%_{\text{miss}}}\xspace)$

#### Memory Hierarchy Parameters

Parameter I\$/D\$		L2	L3	Main Memory	
t <sub>hit</sub>	2ns	10ns	30ns	100ns	
t <sub>miss</sub>	10ns	30ns	100ns	10ms (10M ns)	
Capacity	8KB64KB	256KB-8MB	2–16MB	1-4GBs	
Block size	16B64B	32B-128B	32B-256B	NA	
Associativity	2-8	4–16	4-16	NA	

- Some other design parameters
  - Split vs. unified insns/data
  - Inclusion vs. exclusion vs. nothing

CIS 371 (Martin): Caches

69

71

#### Split vs. Unified Caches

- **Split I\$/D\$**: insns and data in different caches
  - To minimize structural hazards and  $\ensuremath{t_{\text{hit}}}$
  - Larger unified I\$/D\$ would be slow, 2nd port even slower
  - Optimize I\$ and D\$ separately
    - Not writes for I\$, smaller reads for D\$
  - Why is 486 I/D\$ unified?
- Unified L2, L3: insns and data together
  - To minimize  $\%_{miss}$
  - + Fewer capacity misses: unused insn capacity can be used for data
  - More conflict misses: insn/data conflicts
    - A much smaller effect in large caches
  - Insn/data structural hazards are rare: simultaneous I\$/D\$ miss
  - Go even further: unify L2, L3 of multiple cores in a multi-core


#### Hierarchy: Inclusion versus Exclusion

#### • Inclusion


CIS 371 (Martin): Caches

- Bring block from memory into L2 then L1
  - A block in the L1 is always in the L2
- If block evicted from L2, must also evict it from L1
  - Why? more on this when we talk about multicore
- Exclusion
  - Bring block from memory into L1 but not L2
    - Move block to L2 on L1 eviction
      - L2 becomes a large victim cache
    - Block is either in L1 or L2 (never both)
  - Good if L2 is small relative to L1
    - Example: AMD's Duron 64KB L1s, 64KB L2
- Non-inclusion
- No guarantees CIS 371 (Martin): Caches

# Memory Performance Equation



### **Hierarchy Performance**



# Performance Calculation I

- In a pipelined processor, I\$/D\$ t<sub>hit</sub> is "built in" (effectively 0)
- Parameters
  - Base pipeline CPI = 1
  - Instruction mix: 30% loads/stores
  - I\$:  $\%_{miss} = 2\%$ ,  $t_{miss} = 10$  cycles
  - D\$:  $\%_{miss}$  = 10%, t<sub>miss</sub> = 10 cycles
- What is new CPI?
  - $CPI_{I\$} = \%_{missI\$} *t_{miss} = 0.02*10 \text{ cycles} = 0.2 \text{ cycle}$
  - $CPI_{D\$} = \%_{memory} * \%_{missD\$} * t_{missD\$} = 0.30*0.10*10 \text{ cycles} = 0.3 \text{ cycle}$
  - $CPI_{new} = CPI + CPI_{I\$} + CPI_{D\$} = 1+0.2+0.3 = 1.5$

# Miss Rates: per "access" vs "instruction"

- Miss rates can be expressed two ways:
  - Misses per "instruction" (or instructions per miss), -or-
  - Misses per "cache access" (or accesses per miss)
- For first-level caches, use instruction mix to convert
  - If memory ops are 1/3<sup>rd</sup> of instructions..
  - 2% of instructions miss (1 in 50) is 6% of "accesses" miss (1 in 17)
- What about second-level caches?
  - Misses per "instruction" still straight-forward ("global" miss rate)
  - Misses per "access" is trickier ("local" miss rate)
    - Depends on number of accesses (which depends on L1 rate)

### Multilevel Performance Calculation II

- Parameters
  - 30% of instructions are memory operations
  - L1:  $t_{hit} = 1$  cycles (included in CPI of 1),  $\%_{miss} = 5\%$  of accesses
  - L2:  $t_{hit} = 10$  cycles,  $\%_{miss} = 20\%$  of L2 accesses
  - Main memory:  $t_{hit} = 50$  cycles
- Calculate CPI
  - CPI = 1 + 30% \* 5% \* t<sub>missD\$</sub>
  - $t_{missD\$} = t_{avgL2} = t_{hitL2} + (\%_{missL2}*t_{hitMem}) = 10 + (20\%*50) = 20$  cycles
  - Thus, CPI = 1 + 30% \* 5% \* 20 = 1.3 CPI
- Alternate CPI calculation:
  - What % of instructions miss in L1 cache? 30%\*5% = 1.5%
  - What % of instructions miss in L2 cache? 20%\*1.5% = 0.3% of insn
  - CPI = 1 + (1.5% \* 10) + (0.3% \* 50) = 1 + 0.15 + 0.15 = 1.3 CPI

CIS 371 (Martin): Caches

#### 77

#### Foreshadow: Main Memory As A Cache

Parameter	I\$/D\$	L2	L3	Main Memory
t <sub>hit</sub>	2ns	10ns	30ns	100ns
t <sub>miss</sub>	10ns	30ns	100ns	10ms (10M ns)
Capacity	8–64KB	128KB-2MB	1–9MB	64MB64GB
Block size	16–32B	32–256B	256B	4KB+
Associativity	1-4	4–16	16	full
Replacement	LRU	LRU	LRU	"working set"
Prefetching?	Maybe	Probably	Probably	Either

- How would you internally organize main memory
  - $t_{\rm miss}$  is outrageously long, reduce  $\%_{\rm miss}$  at all costs
  - Full associativity: isn't that difficult to implement?
    - Yes ... in hardware, main memory is "software-managed"

CIS 371 (Martin): Caches

78

#### Summary

	<ul> <li>Average access time of a memory component</li> <li><i>latency<sub>avg</sub></i> = <i>latency<sub>hit</sub></i> + %<sub>miss</sub> * <i>latency<sub>miss</sub></i></li> <li>Hard to get low <i>latency<sub>hit</sub></i> and %<sub>miss</sub> in one structure → hierarchy</li> <li>Memory hierarchy</li> <li>Cache (SRAM) → memory (DRAM) → swap (Disk)</li> <li>Smaller, faster, more expensive → bigger, slower, cheaper</li> <li>Cache ABCs (capacity, associativity, block size)</li> <li>3C miss model: compulsory, capacity, conflict</li> </ul>
•	Performance optimizations
	• % <sub>miss</sub> : prefetching
	<ul> <li>latency<sub>miss</sub>: victim buffer, critical-word-first</li> </ul>
•	Write issues
	<ul> <li>Write-back vs. write-through/write-allocate vs. write- no-allocate</li> </ul>