## This Unit

- Technology basis
- Transistors \& wires
- Cost \& fabrication
- Implications of transistor scaling (Moore's Law)
- Energy \& power

Unit 3: Technology \& Energy

Slides developed by Milo Martin \& Amir Roth at the University of Pennsylvania with sources that included University of Wisconsin slides by Mark Hill, Guri Sohi, Jim Smith, and David Wood.

## Readings

- MA:FSPTCM
- Section 1.1 (technology)
- Section 9.1 (power \& energy)


## - Paper

- G. Moore, "Cramming More Components onto Integrated Circuits"
- T. Mudge, "Power: a first-class architectural design constraint"

Review: Simple Datapath


- How are instruction executed?
- Fetch instruction (Program counter into instruction memory)
- Read registers
- Calculate values (adds, subtracts, address generation, etc.)
- Access memory (optional)
- Calculate next program counter (PC)
- Repeat
- Clock period = longest delay through datapath

CIS 501 (Martin): Technology \& Energy

## Recall: Processor Performance

- Programs consist of simple operations (instructions)
- Add two numbers, fetch data value from memory, etc.
- Program runtime = "seconds per program" =
(instructions/program) * (cycles/instruction) * (seconds/cycle)
- Instructions per program: "dynamic instruction count"
- Runtime count of instructions executed by the program
- Determined by program, compiler, instruction set architecture (ISA)
- Cycles per instruction: "CPI" (typical range: 2 to 0.5)
- On average, how many cycles does an instruction take to execute?
- Determined by program, compiler, ISA, micro-architecture
- Seconds per cycle: clock period, length of each cycle
- Inverse metric: cycles per second (Hertz) or cycles per ns (Ghz)
- Determined by micro-architecture, technology parameters
- This unit: transistors \& semiconductor technology

CIS 501 (Martin): Technology \& Energy

## Transistors and Wires



Semiconductor Technology


- Basic technology element: MOSFET
- Solid-state component acts like electrical switch
- MOS: metal-oxide-semiconductor
- Conductor, insulator, semi-conductor
- FET: field-effect transistor
- Channel conducts source $\rightarrow$ drain only when voltage applied to gate
- Channel length: characteristic parameter (short $\rightarrow$ fast)
- Aka "feature size" or "technology"
- Currently: 0.032 micron ( $\mu \mathrm{m}$ ), 32 nanometers ( nm )
- Continued miniaturization (scaling) known as "Moore's Law"
- Won't last forever, physical limits approaching (or are they?)

CIS 501 (Martin): Technology \& Energy

## Fabrication \& Cost

## Cost

- Metric: \$
- In grand scheme: CPU accounts for fraction of cost
- Some of that is profit (Intel's, Dell's)

|  | Desktop | Laptop | Netbook | Phone |
| :--- | :---: | :---: | :---: | :---: |
| $\$$ | $\$ 100-\$ 300$ | $\$ 150-\$ 350$ | $\$ 50-\$ 100$ | $\$ 10-\$ 20$ |
| $\%$ of total | $10-30 \%$ | $10-20 \%$ | $20-30 \%$ | $20-30 \%$ |
| Other costs | Memory, display, power supply/battery, storage, software |  |  |  |

- We are concerned about chip cost
- Unit cost: costs to manufacture individual chips
- Startup cost: cost to design chip, build the manufacturing facility


## Manufacturing Steps



## Cost versus Price

- Cost: cost to manufacturer, cost to produce
- What is the relationship of cost to price?
- Complicated, has to with volume and competition
- Commodity: high-volume, un-differentiated, un-branded
- "Un-differentiated": copper is copper, wheat is wheat
- "Un-branded": consumers aren't allied to manufacturer brand
- Commodity prices tracks costs closely
- Example: DRAM (used for main memory) is a commodity
- Do you even know who manufactures DRAM?
- Microprocessors are not commodities
- Specialization, compatibility, different cost/performance/power
- Complex relationship between price and cost


## Manufacturing Steps

- Multi-step photo-/electro-chemical process
- More steps, higher unit cost
+ Fixed cost mass production (\$1 million+ for "mask set")



## Manufacturing Defects



CIS 501 (Martin): Technology \& Energy

- Defects can arise
- Under-/over-doping
- Over-/under-dissolved insulator
- Mask mis-alignment
- Particle contaminants
- Try to minimize defects
- Process margins
- Design rules
- Minimal transistor size, separation
- Or, tolerate defects
- Redundant or "spare" memory cells
- Can substantially improve yield


## Additional Unit Cost

- After manufacturing, there are additional unit costs
- Testing: how do you know chip is working?
- Packaging: high-performance packages are expensive
- Determined by maximum operating temperature
- And number of external pins (off-chip bandwidth)
- Burn-in: stress test chip (detects unreliability chips early)
- Re-testing: how do you know packaging/burn-in didn't damage chip?


## Unit Cost: Integrated Circuit (IC)

- Chips built in multi-step chemical processes on wafers
- Cost / wafer is constant, f (wafer size, number of steps)
- Chip (die) cost is related to area
- Larger chips means fewer of them
- Cost is more than linear in area
- Why? random defects
- Larger chips means fewer working ones

- Chip cost $\sim$ chip area ${ }^{\alpha}$

$$
\text { - } \alpha=2 \text { to } 3
$$

- Wafer yield: \% wafer that is chips
- Die yield: \% chips that work

- Yield is increasingly non-binary - fast vs slow chips

CIS 501 (Martin): Technology \& Energy

## Fixed Costs

- For new chip design
- Design \& verification: ~\$100M (500 person-years @ \$200K per)
- Amortized over "proliferations", e.g., Core i3, i5, i7 variants
- For new (smaller) technology generation
- ~\$3B for a new fab
- Amortized over multiple designs
- Amortized by "rent" from companies that don't fab themselves
- Moore's Law generally increases startup cost
- More expensive fabrication equipment
- More complex chips take longer to design and verify


## All Roads Lead To Multi-Core

## + Multi-cores reduce unit costs

- Higher yield than same-area single-cores
- Why? Defect on one of the cores? Sell remaining cores for less
- IBM manufactures CBE ("cell processor") with eight cores
- But PlayStation3 software is written for seven cores
- Yield for eight working cores is too low
- Sun manufactures Niagaras (UltraSparc T1) with eight cores
- Also sells six- and four- core versions (for less)
+ Multi-cores can reduce design costs too
- Replicate existing designs rather than re-design larger single-cores

Technology Basis of Clock Frequency

CIS 501 (Martin): Technology \& Energy
18

## Basic CMOS Logic Gate

- Inverter: NOT gate
- One p-transistor, one n-transistor
- Basic operation
- Input = 0
- P-transistor closed, n-transistor open
- Power charges output (1)
- Input = 1
- P-transistor open, n-transistor closed
- Output discharges to ground (0)


## Another CMOS Gate Example

- What is this? Look at truth table
- $0,0 \rightarrow 1$
- $0,1 \rightarrow 1$
- $1,0 \rightarrow 1$
- $1,1 \rightarrow 0$
- Result: NAND (NOT AND)
- NAND is "universal"
- What function is this?

CIS 501 (Martin): Technology \& Energy


## Resistance

- Channel resistance
- Wire resistance
- Negligible for short wires


CIS 501 (Martin): Technology \& Energy

## Technology Basis of Transistor Speed

- Physics 101: delay through an electrical component ~ RC
- Resistance (R) -W ~ length / cross-section area - Slows rate of charge flow
- Capacitance (C) $-\vdash \sim$ length * area / distance-to-other-plate
- Stores charge
- Voltage (V)
- Electrical pressure
- Threshold Voltage ( $\mathrm{V}_{\mathrm{t}}$ )
- Voltage at which a transistor turns "on"
- Property of transistor based on fabrication technology
- Switching time $\sim$ to $\left(R^{*} C\right) /\left(V-V_{t}\right)$
- Two kinds of electrical components
- CMOS transistors (gates)
- Wires

CIS 501 (Martin): Technology \& Energy

## Capacitance

- Gate capacitance
- Source/drain capacitance
- Wire capacitance
- Negligible for short wires
- Implication: number of "outputs" of gate matters


## Transistor Geometry: Width



- Transistor width, set by designer for each transistor
- Wider transistors:
- Lower resistance of channel (increases drive strength) - good!
- But, increases capacitance of gate/source/drain - bad!
- Result: set width to balance these conflicting effects


## Wire Geometry



- Transistors 1-dimensional for design purposes: width
- Wires 4-dimensional: length, width, height, "pitch"
- Longer wires have more resistance
- "Thinner" wires have more resistance
- Closer wire spacing ("pitch") increases capacitance

Transistor Geometry: Length \& Scaling


- Transistor length: characteristic of "process generation"
- 45 nm refers to the transistor gate length, same for all transistors
- Shrink transistor length:
- Lower resistance of channel (shorter) - good!
- Lower gate/source/drain capacitance - good!
- Result: switching speed improves linearly as gate length shrinks

CIS 501 (Martin): Technology \& Energy

## Increasing Problem: Wire Delay

- RC Delay of wires
- Resistance proportional to: resistivity * length / (cross section)
- Wires with smaller cross section have higher resistance
- Resistivity (type of metal, copper vs aluminum)
- Capacitance proportional to length
- And wire spacing (closer wires have large capacitance)
- Permittivity or "dielectric constant" (of material between wires)
- Result: delay of a wire is quadratic in length
- Insert "inverter" repeaters for long wires
- Why? To bring it back to linear delay... but repeaters still add delay
- Trend: wires are getting relatively slow to transistors
- And relatively longer time to cross relatively larger chips


## Moore's Law: Technology Scaling



- Moore's Law: aka "technology scaling"
- Continued miniaturization (esp. reduction in channel length)
+ Improves switching speed, power/transistor, area(cost)/transistor
- Reduces transistor reliability
- Literally: DRAM density (transistors/area) doubles every 18 months
- Public interpretation: performance doubles every 18 months
- Not quite right, but helps performance in three ways


## Moore's Effect \#1: Transistor Count

- Linear shrink in each dimension
- $180 \mathrm{~nm}, 130 \mathrm{~nm}, 90 \mathrm{~nm}, 65 \mathrm{~nm}, 45 \mathrm{~nm}, 32 \mathrm{~nm}, \ldots$
- Each generation is a 1.414 linear shrink
- Shrink each dimension (2D)
- Results in $2 x$ more transistors (1.414*1.414)
- Reduces cost per transistor
- More transistors can increase performance
- Job of a computer architect: use the ever-increasing number of transistors
- Examples: caches, exploiting parallelism at all levels


## Moore's Effect \#2: RC Delay

- First-order: speed scales proportional to gate length
- Has provided much of the performance gains in the past
- Scaling helps wire and gate delays in some ways...
+ Transistors become shorter (Resistance $\downarrow$ ), narrower (Capacitance $\downarrow$ )
+ Wires become shorter (Length $\downarrow \rightarrow$ Resistance $\downarrow$ )
+ Wire "surface areas" become smaller (Capacitance $\downarrow$ )
- Hurts in others...
- Transistors become narrower (Resistance $\uparrow$ )
- Gate insulator thickness becomes smaller (Capacitance $\uparrow$ )
- Wires becomes thinner (Resistance $\uparrow$ )
- What to do?
- Take the good, use wire/transistor sizing \& repeaters to counter bad
- Exploit new materials: Aluminum $\rightarrow$ Copper, metal gate, high-K


## Moore's Effect \#3: Cost

- Mixed impact on unit integrated circuit cost
+ Either lower cost for same functionality...
+ Or same cost for more functionality
- Difficult to achieve high yields
- Increases startup cost
- More expensive fabrication equipment
- Takes longer to design, verify, and test chips
- Process variation across chip increasing
- Some transistors slow, some fast
- Increasingly active research area: dealing with this problem


## Moore's Law in the Future

- Won't last forever, approaching physical limits
- "If something must eventually stop, it can't go on forever"
- But betting against it has proved foolish in the past
- Perhaps will "slow" rather than stop abruptly
- Transistor count will likely continue to scale
- "Die stacking" is on the cusp of becoming main stream
- Uses the third dimension to increase transistor count
- But transistor performance scaling?
- Running into physical limits
- Example: gate oxide is less than 10 silicon atoms thick!
- Can't decrease it much further
- Power is becoming a limiting factor


## Moore's Effect \#4: Psychological

- Moore's Curve: common interpretation of Moore's Law
- "CPU performance doubles every 18 months"
- Self fulfilling prophecy: 2X every 18 months is $\sim 1 \%$ per week
- Q: Would you add a feature that improved performance $20 \%$ if it would delay the chip 8 months?
- Processors under Moore's Curve (arrive too late) fail spectacularly - E.g., Intel's Itanium, Sun's Millennium


## Power/Energy Are Increasingly Important

- Battery life for mobile devices
- Laptops, phones, cameras
- Tolerable temperature for devices without active cooling
- Power means temperature, active cooling means cost
- No room for a fan in a cell phone, no market for a hot cell phone
- Electric bill for compute/data centers
- Pay for power twice: once in, once out (to cool)
- Environmental concerns
- "Computers" account for growing fraction of energy consumption


## Recall: Tech. Basis of Transistor Speed

- Physics 101: delay through an electrical component ~ RC
- Resistance (R) - W- ~ length / cross-section area - Slows rate of charge flow
- Capacitance (C) $\dashv \vdash \sim$ length * area / distance-to-other-plate
- Stores charge
- Voltage (V)
- Electrical pressure
- Threshold Voltage ( $\mathrm{V}_{\boldsymbol{t}}$ )
- Voltage at which a transistor turns "on"
- Property of transistor based on fabrication technology
- Switching time $\sim$ to $(\mathbf{R} * \mathbf{C}) /\left(\mathbf{V}-\mathbf{V}_{\boldsymbol{t}}\right)$


## Energy \& Power

- Energy: measured in Joules or Watt-seconds
- Total amount of energy stored/used
- Battery life, electric bill, environmental impact
- Joules per Instruction (car analogy: gallons per mile)
- Power: energy per unit time (measured in Watts)
- Joules per second (car analogy: gallons per hour)
- Related to "performance" (which is also a "per unit time" metric)
- Power impacts power supply and cooling requirements (cost)
- Power-density (Watt/mm²): important related metric
- Peak power vs average power
- E.g., camera, power "spikes" when you actually take a picture
- Two sources:
- Dynamic power: active switching of transistors
- Static power: leakage of transistors even while inactive


## Dynamic Power

- Dynamic power ( $\mathbf{P}_{\text {dynamic }}$ ): aka switching or active power
- Energy to switch a gate ( 0 to 1,1 to 0 )
- Each gate has capacitance (C)
- Charge stored is ~ C * V
- Energy to charge/discharge a capacitor is ~ to C * V ${ }^{2}$
- Time to charge/discharge a capacitor is $\sim$ to V
- Result: frequency $\sim$ to $V$
- $\mathbf{P}_{\text {dynamic }} \sim \mathbf{N} * \mathbf{C} * \mathbf{V}^{2} * \mathbf{f} * \mathbf{A}$
- N : number of transistors
- C: capacitance per transistor (size of transistors)
- V : voltage (supply voltage for gate)

- f: frequency (transistor switching freq. is ~ to clock freq.)
- A: activity factor (not all transistors may switch this cycle)


## Reducing Dynamic Power

- Target each component: $\mathbf{P}_{\text {dynamic }} \sim \mathbf{N} * \mathbf{C} * \mathbf{V}^{2} * \mathbf{f} * \mathbf{A}$
- Reduce number of transistors (N)
- Use fewer transistors/gates (better design; specialized hardware)
- Reduce capacitance (C)
- Smaller transistors (Moore's law)
- Reduce voltage (V)
- Quadratic reduction in energy consumption!
- But also slows transistors (transistor speed is ~ to V)
- Reduce frequency (f)
- Slower clock frequency (reduces power but not energy) Why?
- Reduce activity (A)
- "Clock gating" disable clocks to unused parts of chip
- Don't switch gates unnecessarily

CIS 501 (Martin): Technology \& Energy

## Reducing Static Power

- Target each component: $\mathbf{P}_{\text {static }} \sim \mathbf{N} * \mathbf{V} * \mathbf{e}^{-\mathbf{V t}}$
- Reduce number of transistors ( N )
- Use fewer transistors/gates
- Disable transistors (also targets N )
- "Power gating" disable power to unused parts (long latency to power up)
- Power down units (or entire cores) not being used
- Reduce voltage (V)
- Linear reduction in static energy consumption
- But also slows transistors (transistor speed is $\sim$ to V )
- Dual $\mathbf{V}_{\mathrm{t}}$ - use a mixture of high and low $\mathrm{V}_{\mathrm{t}}$ transistors
- Use slow, low-leak transistors in SRAM arrays
- Requires extra fabrication steps (cost)
- Low-leakage transistors
- High-K/Metal-Gates in Intel's 45 nm process
- Note: reducing frequency can actually hurt static energy. Why? CIS 501 (Martin): Technology \& Energy


## Static Power

- Static power $\left(\mathbf{P}_{\text {static }}\right)$ : aka idle or leakage power
- Transistors don't turn off all the way
- Transistors "leak"
- Analogy: leaky valve
- $\mathbf{P}_{\text {static }} \sim \mathbf{N} * \mathbf{V} * \mathbf{e}^{-\mathbf{V}_{\mathbf{t}}}$
- N : number of transistors
- V: voltage
- $\mathrm{V}_{\mathrm{t}}$ (threshold voltage): voltage at which transistor conducts (begins to switch)
- Switching speed vs leakage trade-off
- The lower the $\mathbf{V}_{\mathbf{t}}$ :
- Faster transistors (linear)
- Transistor speed $\sim$ to $V-V_{t}$

- Leakier transistors (exponential) CIS 501 (Martin): Technology \& Energy

| Continuation of Moore's Law |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Process Name | P956 | P958 | Px60 | P1282 | P1264 | P1266 | P1268 |  |
| Ist Prosiction | 1997 | 1999 | 2001 | 2008 | 205 | 2007 | 2009 | 2011 |
| Remass | ${ }^{0.25 \mathrm{~m}}$ | 0.18.m | 0.134.m | 20 mm | ${ }^{65 \mathrm{~nm}}$ | 45 mm | 32 mm | ${ }^{22 \mathrm{~nm}}$ |
| Whiter Ste | 200 | 200 | 200850 | 300 | 300 | 300 | 300 | soo |
| compect | ${ }^{\text {Al }}$ | ${ }^{\text {Al }}$ | ${ }^{4}$ | ${ }^{4}$ | ${ }^{4}$ | ${ }^{\text {cu }}$ | ${ }_{0}$ |  |
| Channel | si | si | si | cid | sid | stame | sim |  |
| difleatic | sio $_{2}$ | $\mathrm{sio}_{2}$ | $\mathrm{sio}_{2}$ | $\mathrm{sio}_{2}$ | $\mathrm{SiO}_{2}$ | $\xrightarrow{\text { Highk }}$ | Highk | Hish-4 |
| Cate electiode |  | Polvy | $\xrightarrow{\text { Polve- }}$ |  | ${ }_{\substack{\text { poly } \\ \text { silcon }}}$ | Mota | Meat | mote |
| Introculution tergeted at this time |  |  |  |  |  |  |  |  |
| Intel found a solution for High-k and metal |  |  |  |  |  |  |  |  |

Gate dielectric today is only a few molecular layers thick


## Dynamic Voltage/Frequency Scaling

- Dynamically trade-off power for performance
- Change the voltage and frequency at runtime
- Under control of operating system
- Recall: $P_{\text {dynamic }} \sim N * C * \mathbf{V}^{2} * \mathbf{f} * A$
- Because frequency ~ to V...
- $\mathrm{P}_{\text {dynamic }} \sim$ to $\mathbf{V}^{3}$
- Reduce both voltage and frequency linearly
- Cubic decrease in dynamic power
- Linear decrease in performance (actually sub-linear)
- Thus, only about quadratic in energy
- Linear decrease in static power
- Thus, only modest static energy improvement
- Newer chips can adjust frequency on a per-core basis

CIS 501 (Martin): Technology \& Energy


Dynamic Voltage/Frequency Scaling

|  | Mobile PentiumIII <br> "SpeedStep" | Transmeta 5400 <br> "LongRun" | Intel X-Scale <br> (StrongARM2) |
| :--- | :---: | :---: | :---: |
| $\mathrm{f}(\mathrm{MHz})$ | $300-1000($ step=50) | $200-700$ (step=33) | $50-800$ (step $=50)$ |
| $\mathrm{V}(\mathrm{V})$ | $0.9-1.7$ (step=0.1) | $1.1-1.6 \mathrm{~V}$ (cont) | $0.7-1.65$ (cont) |
| High-speed | 3400 MIPS @ 34W | 1600 MIPS @ 2W | 800 MIPS @ 0.9W |
| Low-power | 1100 MIPS @ 4.5W | 300 MIPS @ 0.25W | 62 MIPS @ 0.01W |

- Dynamic voltage/frequency scaling
- Favors parallelism
- Example: Intel Xscale
- $1 \mathrm{GHz} \rightarrow 200 \mathrm{MHz}$ reduces energy used by 30 x
- But around $5 x$ slower
- $5 \times 200 \mathrm{MHz}$ in parallel, use 1/6th the energy
- Power is driving the trend toward multi-core


## Moore's Effect on Power

+ Moore's Law reduces power/transistor...
- Reduced sizes and surface areas reduce capacitance (C)
- ...but increases power density and total power
- By increasing transistors/area and total transistors
- Faster transistors $\rightarrow$ higher frequency $\rightarrow$ more power
- Hotter transistors leak more (thermal runaway)
- What to do? Reduce voltage (V)
+ Reduces dynamic power quadratically, static power linearly - Already happening: Intel 486 (5V) $\rightarrow$ Core2 (1.3V)
- Trade-off: reducing V means either...
- Keeping $V_{t}$ the same and reducing frequency (f)
- Lowering $V_{t}$ and increasing leakage exponentially
- Use techniques like high-K and dual- $\mathrm{V}_{T}$
- The end of voltage scaling \& "dark silicon"

CIS 501 (Martin): Technology \& Energy

## Processor Power Breakdown

- Power breakdown for IBM POWER4
- Two 4-way superscalar, 2-way multi-threaded cores, 1.5MB L2
- Big power components are L2, data cache, scheduler, clock, I/O
- Implications on "complicated" versus "simple" cores


CIS 501 (Martin): Technology \& Energy


51

Trends in Power

|  | 386 | 486 | Pentium | Pentium II | Pentium4 | Core2 | Core i7 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Year | 1985 | 1989 | 1993 | 1998 | 2001 | 2006 | 2009 |
| Technode (nm) | 1500 | 800 | 350 | 180 | 130 | 65 | 45 |
| Transistors (M) | 0.3 | 1.2 | 3.1 | 5.5 | 42 | 291 | 731 |
| Voltage (V) | $\mathbf{5}$ | $\mathbf{5}$ | $\mathbf{3 . 3}$ | $\mathbf{2 . 9}$ | $\mathbf{1 . 7}$ | $\mathbf{1 . 3}$ | $\mathbf{1 . 2}$ |
| Clock (MHz) | 16 | 25 | 66 | 200 | 1500 | 3000 | 3300 |
| Power (W) | 1 | 5 | 16 | 35 | $\mathbf{8 0}$ | $\mathbf{7 5}$ | $\mathbf{1 3 0}$ |
| Peak MIPS | 6 | 25 | 132 | 600 | 4500 | 24000 | 52800 |
| MIPS/W | 6 | 5 | 8 | 17 | 56 | 320 | 406 |

- Supply voltage decreasing over time
- But "voltage scaling" is perhaps reaching its limits
- Emphasis on power starting around 2000
- Resulting in slower frequency increases
- Also note number of cores increasing (2 in Core 2, 4 in Core i7) CIS 501 (Martin): Technology \& Energy


## Implications on Software

- Software-controlled dynamic voltage/frequency scaling
- OS? Application?
- Example: video decoding
- Too high a clock frequency - wasted energy (battery life)
- Too low a clock frequency - quality of video suffers
- Managing low-power modes
- Don't want to "wake up" the processor every millisecond
- Tuning software
- Faster algorithms can be converted to lower-power algorithms
- Via dynamic voltage/frequency scaling
- Exploiting parallelism \& heterogeneous cores
- NVIDIA Tegra 3: 5 cores (4 "normal" cores \& 1 "low power" core)
- Specialized hardware accelerators

CIS 501 (Martin): Technology \& Energy

## Technology Summary

- Has a first-order impact on computer architecture
- Cost (die area)
- Performance (transistor delay, wire delay)
- Changing rapidly
- Most significant trends for architects (and thus CIS501)
- More and more transistors
- What to do with them? $\rightarrow$ integration $\rightarrow$ parallelism Rest of
- Logic is improving faster than memory \& cross-chip wires semester - "Memory wall" $\rightarrow$ caches, more integration
- Power and energy
- Voltage vs frequency, parallelism, special-purpose hardware
- This unit: a quick overview, just scratching the surface

