CIS 501 Computer Architecture

Unit 4: Pipelining


Slides developed by Milo Martin & Amir Roth at the University of Pennsylvania with sources that included University of Wisconsin slides by Mark Hill, Guri Sohi, Jim Smith, and David Wood.

CIS 501 (Martin): Pipelining 1 CIS 501 (Martin): Pipelining

Readings

• Chapter 2.1 of MA:FSPTCM

This Unit: (Scalar In-Order) Pipelining



- Principles of pipelining
 - Effects of overhead and hazards

2

- · Pipeline diagrams
- Data hazards
 - · Stalling and bypassing
- Control hazards
 - · Branch prediction
 - Predication

Pre-Class Exercises

- Question#1: you have a washer, dryer, and "folder"
 - Each takes 30 minutes per load
 - How long for one load in total?
 - How long for two loads of laundry?
 - How long for 100 loads of laundry?
- Question #2: now assume:
 - Washing takes 30 minutes, drying 60 minutes, and folding 15 min
 - How long for one load in total?
 - How long for two loads of laundry?
 - How long for 100 loads of laundry?

CIS 501 (Martin): Pipelining 3 CIS 371 (Martin): Pipelining 4

Pre-Class Exercises Answers

- Question#1: you have a washer, dryer, and "folder"
 - Each takes 30 minutes per load
 - How long for one load in total? 90 minutes
 - How long for two loads of laundry? 90 + 30 = 120 minutes
 - How long for 100 loads of laundry? 90 + 30*99 = 3060 min
- Question #2: now assume:
 - Washing takes 30 minutes, drying 60 minutes, and folding 15 min
 - How long for one load in total? **105 minutes**
 - How long for two loads of laundry? 105 + 60 = 165 minutes
 - How long for 100 loads of laundry? 105 + 60*99 = 6045 min

CIS 371 (Martin): Pipelining CIS 501 (Martin): Pipelining


Recall: The Sequential Model

Fetch PC Decode Read Inputs Execute Write Output Next PC

- Basic structure of all modern ISAs
- Processor logically executes loop at left
- Program order: total order on dynamic insns
 - Order and **named storage** define computation
- Convenient feature: program counter (PC)
 - Insn itself at memory[PC]
 - Next PC is PC++ unless insn says otherwise
- Atomic: insn X finishes before insn X+1 starts
 - Can break this constraint physically (pipelining)
 - But must maintain illusion to preserve programmer

Datapath Background


Datapath and Control



- Datapath: implements execute portion of fetch/exec. loop
 - Functional units (ALUs), registers, memory interface
- **Control**: implements decode portion of fetch/execute loop
 - Mux selectors, write enable signals regulate flow of data in datapath
- Part of decode involves translating insn opcode into control signals

7 CIS 501 (Martin): Pipelining CIS 501 (Martin): Pipelining

Single-Cycle Datapath




- Single-cycle datapath: true "atomic" fetch/execute loop
 - Fetch, decode, execute one complete instruction every cycle
 - "Hardwired control": opcode decoded to control signals directly
 - + Low CPI: 1 by definition
 - Long clock period: to accommodate slowest instruction

CIS 501 (Martin): Pipelining

Single-cycle vs. Multi-cycle Performance

- Single-cycle
 - Clock period = 50ns, CPI = 1
 - Performance = **50ns/insn**
- Multi-cycle has opposite performance split of single-cycle
 - + Shorter clock period
 - Higher CPI
- Multi-cycle
 - Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles)
 - Clock period = 11ns, CPI = (20%*3)+(20%*5)+(60%*4)=4
 - Why is clock period 11ns and not 10ns?
 - Performance = 44ns/insn
- Aside: CISC makes perfect sense in multi-cycle datapath

Multi-Cycle Datapath



- Multi-cycle datapath: attacks slow clock
 - Fetch, decode, execute one complete insn over multiple cycles
 - Micro-coded control: "stages" control signals
 - Allows insns to take different number of cycles (main point)
 - ± Opposite of single-cycle: short clock period, high CPI (think: CISC)

CIS 501 (Martin): Pipelining 10

Pipelining Basics

9


Latency vs. Throughput Revisited

	insn0.fetch	, dec, exec				
Single-	cycle		insn1.fetch	dec, exec		
	insn0.fetch	insn0.dec	insn0.exec			
Multi-c	/cle		insn1.fetch	insn1.dec	insn1.exec	

- Can we have both low CPI and short clock period?
 - Not if datapath executes only one insn at a time
- Latency and throughput: two views of performance ...
 - (1) at the program level and (2) at the instructions level
- Single instruction latency
 - Doesn't matter: programs comprised of billions of instructions
 - Difficult to reduce anyway
- Goal is to make programs, not individual insns, go faster
 - Instruction throughput → program latency
 - Key: exploit inter-insn parallelism

CIS 501 (Martin): Pipelining

Five Stage Pipelined Datapath



- Temporary values (PC,IR,A,B,O,D) re-latched every stage
 - Why? 5 insns may be in pipeline at once with different PCs
 - Notice, PC not latched after ALU stage (not needed later)
 - **Pipelined control**: one single-cycle controller
 - Control signals themselves pipelined


Pipelining

	insn0.fetch	insn0.dec	insn0.exec			
Multi-c	ycle			insn1.fetch	insn1.dec	insn1.exec
	insn0.fetch	insn0.dec	insn0.exec			
Pipelin	ed	insn1.fetch	insn1.dec	insn1.exec		

- Important performance technique
 - Improves instruction throughput rather instruction latency
- Begin with multi-cycle design
 - When insn advances from stage 1 to 2, next insn enters at stage 1
 - Form of parallelism: "insn-stage parallelism"
 - Maintains illusion of sequential fetch/execute loop
 - Individual instruction takes the same number of stages
 - + But instructions enter and leave at a much faster rate
- Laundry analogy

CIS 501 (Martin): Pipelining 14


Five Stage Pipeline Performance



- Pipelining: cut datapath into N stages (here five) Tsinglecycle
 - One insn in each stage in each cycle
 - + Clock period = MAX($T_{insn-mem}$, $T_{regfile}$, T_{ALU} , $T_{data-mem}$)
 - + Base CPI = 1: insn enters and leaves every cycle
 - Actual CPI > 1: pipeline must often stall
 - Individual insn latency increases (pipeline overhead), not the point

CIS 501 (Martin): Pipelining 15 CIS 501 (Martin): Pipelining 16

Pipeline Terminology



- Five stage: Fetch, Decode, eXecute, Memory, Writeback
 - Nothing magical about 5 stages (Pentium 4 had 22 stages!)
- Latches (pipeline registers) named by stages they separate
 - PC, F/D, D/X, X/M, M/W

CIS 501 (Martin): Pipelining


17

More Terminology & Foreshadowing

- Scalar pipeline: one insn per stage per cycle
 - Alternative: "superscalar" (later)
- In-order pipeline: insns enter execute stage in order
 - Alternative: "out-of-order" (later)
- Pipeline depth: number of pipeline stages
 - Nothing magical about five
 - Contemporary high-performance cores have ~15 stage pipelines


CIS 501 (Martin): Pipelining 18

Pipeline Example: Cycle 1



3 instructions


Pipeline Example: Cycle 2



20


CIS 501 (Martin): Pipelining CIS 501 (Martin): Pipelining

Pipeline Example: Cycle 3



CIS 501 (Martin): Pipelining


Pipeline Example: Cycle 4




• 3 instructions

CIS 501 (Martin): Pipelining 22

Pipeline Example: Cycle 5




Pipeline Example: Cycle 6



CIS 501 (Martin): Pipelining 23 CIS 501 (Martin): Pipelining 24

21

Pipeline Example: Cycle 7



CIS 501 (Martin): Pipelining 25

Example Pipeline Perf. Calculation

- Single-cycle
 - Clock period = 50ns, CPI = 1
 - Performance = 50ns/insn
- Multi-cycle
 - Branch: 20% (3 cycles), load: 20% (5 cycles), ALU: 60% (4 cycles)
 - Clock period = 11ns, CPI = (20%*3)+(20%*5)+(60%*4) = 4
 - Performance = 44ns/insn
- 5-stage pipelined
 - Clock period = **12ns** approx. (50ns / 5 stages) + overheads
 - + CPI = 1 (each insn takes 5 cycles, but 1 completes each cycle) + Performance = 12ns/insn
 - Well actually ... CPI = 1 + some penalty for pipelining (next)
 - CPI = 1.5 (on average insn completes every 1.5 cycles)
 - Performance = 18ns/insn
 - Much higher performance than single-cycle or multi-cycle

Pipeline Diagram

• Pipeline diagram: shorthand for what we just saw

Across: cyclesDown: insns

 Convention: X means 1w \$4,0 (\$5) finishes execute stage and writes into X/M latch at end of cycle 4

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,0(\$5)		F	D	X	М	W			
sw \$6,4(\$7)			F	D	Χ	М	W		

26

Q1: Why Is Pipeline Clock Period ...

- ... > (delay thru datapath) / (number of pipeline stages)?
 - Three reasons:

CIS 501 (Martin): Pipelining

- Latches add delay
- Pipeline stages have different delays, clock period is max delay
- [Later:] Extra datapaths for pipelining (bypassing paths)
- These factors have implications for ideal number pipeline stages
 - Diminishing clock frequency gains for longer (deeper) pipelines

CIS 501 (Martin): Pipelining 27 CIS 371 (Martin): Pipelining 28

Q2: Why Is Pipeline CPI...

- ... > 1?
 - CPI for scalar in-order pipeline is 1 + stall penalties
 - Stalls used to resolve hazards
 - Hazard: condition that jeopardizes sequential illusion
 - Stall: pipeline delay introduced to restore sequential illusion
- Calculating pipeline CPI
 - Frequency of stall * stall cycles
 - Penalties add (stalls generally don't overlap in in-order pipelines)
 - 1 + stall-freq₁*stall-cyc₁ + stall-freq₂*stall-cyc₂ + ...
- Correctness/performance/make common case fast (MCCF)
 - Long penalties OK if they happen rarely, e.g., 1 + 0.01 * 10 = 1.1
 - Stalls also have implications for ideal number of pipeline stages

CIS 501 (Martin): Pipelining 29


Dependences and Hazards

- **Dependence**: relationship between two insns
 - Data: two insns use same storage location
 - Control: one insn affects whether another executes at all
 - Not a bad thing, programs would be boring without them
 - Enforced by making older insn go before younger one
 - Happens naturally in single-/multi-cycle designs
 - But not in a pipeline
- **Hazard**: dependence & possibility of wrong insn order
 - Effects of wrong insn order cannot be externally visible
 - Stall: for order by keeping younger insn in same stage
 - Hazards are a bad thing: stalls reduce performance

Data Dependences, Pipeline Hazards, and Bypassing

CIS 501 (Martin): Pipelining 30

Why Does Every Insn Take 5 Cycles?



- Could/should we allow add to skip M and go to W? No
 - It wouldn't help: peak fetch still only 1 insn per cycle
 - Structural hazards: imagine add follows 1w

CIS 501 (Martin): Pipelining 31 CIS 501 (Martin): Pipelining 32

Structural Hazards

Structural hazards

- Two insns trying to use same circuit at same time
 - E.g., structural hazard on register file write port
- To fix structural hazards: proper ISA/pipeline design
 - Each insn uses every structure exactly once
 - For at most one cycle
 - Always at same stage relative to F (fetch)

Tolerate structure hazards

Add stall logic to stall pipeline when hazards occur


CIS 501 (Martin): Pipelining

33

CIS 501 (Martin): Pipelining

34

Data Hazards



- Let's forget about branches and the control for a while
- The three insn sequence we saw earlier executed fine...
 - But it wasn't a real program
 - Real programs have data dependences
 - They pass values via registers and memory

Example Structural Hazard

_	1	2	3	4	5	6	7	8	9
ld r2,0(r1)	F	D	Χ	М	W				
add r1,r3,r4		F	D	Χ	Μ	W			
sub r1,r3,r5			F	D	Χ	Μ	W		
st r6,0(r1)				F	D	Χ	Μ	W	

- Structural hazard: resource needed twice in one cycle
 - Example: unified instruction & data memories (caches)
 - Solutions:
 - Separate instruction/data memories (caches)
 - Redesign cache to allow 2 accesses per cycle (slow, expensive)
 - Stall pipeline

Dependent Operations

• Independent operations

```
add $3,$2,$1
add $6,$5,$4
```


• Would this program execute correctly on a pipeline?

```
add $3,$2,$1
add $6,$5,$3
```

• What about this program?

```
add $3,$2,$1
lw $4,0($3)
addi $6,1,$3
sw $3,0($7)
```


Data Hazards



- Would this "program" execute correctly on this pipeline?
 - Which insns would execute with correct inputs?
 - add is writing its result into \$3 in current cycle
 - 1w read \$3 two cycles ago → got wrong value
 - addi read \$3 one cycle ago → got wrong value
 - sw is reading \$3 this cycle → maybe (depending on regfile design)


CIS 501 (Martin): Pipelining 37

Observation!



- Technically, this situation is broken
 - 1w \$4,0 (\$3) has already read \$3 from regfile
 - add \$3,\$2,\$1 hasn't yet written \$3 to regfile
- But fundamentally, everything is OK
 - 1w \$4,0(\$3) hasn't actually used \$3 yet
 - add \$3,\$2,\$1 has already computed \$3


Memory Data Hazards



- Are memory data hazards a problem for this pipeline? No
 - 1w following sw to same address in next cycle, gets right value
 - Why? Data mem read/write always take place in same stage
- Data hazards through registers? Yes (previous slide)
 - Occur because register write is three stages after register read
 - Can only read a register value three cycles after writing it

CIS 501 (Martin): Pipelining 38

Reducing Data Hazards: Bypassing




Bypassing

- Reading a value from an intermediate (μarchitectural) source
- Not waiting until it is available from primary source
- Here, we are bypassing the register file
- Also called forwarding

CIS 501 (Martin): Pipelining 39 CIS 501 (Martin): Pipelining 40

WX Bypassing




- What about this combination?
 - Add another bypass path and MUX (multiplexor) input
 - First one was an MX bypass
 - This one is a **WX** bypass

CIS 501 (Martin): Pipelining

41

CIS 501 (Martin): Pipelining


ALUinB Bypassing



42


Can also bypass to ALU input B

WM Bypassing?



- Does WM bypassing make sense?
 - Not to the address input (why not?)
 - But to the store data input, yes

Bypass Logic



• Each MUX has its own, here it is for MUX ALUinA

(D/X.IR.RegSource1 == X/M.IR.RegDest) => 0

(D/X.IR.RegSource1 == M/W.IR.RegDest) => 1

Else => 2

CIS 501 (Martin): Pipelining 43 CIS 501 (Martin): Pipelining 44

Pipeline Diagrams with Bypassing

• If bypass exists, "from"/"to" stages execute in same cycle

• Example: full bypassing, use MX bypass


Example: full bypassing, use WX bypass

• Example: WM bypass

Can you think of a code example that uses the WM bypass?


CIS 501 (Martin): Pipelining

Stalling to Avoid Data Hazards




- Prevent F/D insn from reading (advancing) this cycle
 - Write **nop** into D/X.IR (effectively, insert **nop** in hardware)
 - Also reset (clear) the datapath control signals
 - Disable F/D latch and PC write enables (why?)
- Re-evaluate situation next cycle

Have We Prevented All Data Hazards?




- No. Consider a "load" followed by a dependent "add" insn
- Bypassing alone isn't sufficient!
- Hardware solution: detect this situation and inject a stall cycle
- Software solution: ensure compiler doesn't generate such code CIS 501 (Martin): Pipelining 46

Stalling on Load-To-Use Dependences



Stall = (D/X.IR.Operation == LOAD) && ((F/D.IR.RegSrc1 == D/X.IR.RegDest) || ((F/D.IR.RegSrc2 == D/X.IR.RegDest) && (F/D.IR.Op != STORE))

Stalling on Load-To-Use Dependences




((F/D.IR.RegSrc2 == D/X.IR.RegDest) && (F/D.IR.Op != STORE))

CIS 501 (Martin): Pipelining

Performance Impact of Load/Use Penalty

- Assume
 - Branch: 20%, load: 20%, store: 10%, other: 50%
 - 50% of loads are followed by dependent instruction
 - require 1 cycle stall (I.e., insertion of 1 nop)
- Calculate CPI
 - CPI = 1 + (1 * 20% * 50%) = 1.1

Stalling on Load-To-Use Dependences



50

Reducing Load-Use Stall Frequency


	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	M	W				
lw \$4,4(\$3)		F	D	ŧχ	М	w			
addi \$6, \$4 ,1			F	d*	D	▼ X	М	W	
sub \$8,\$3,\$1					F	D	Χ	М	W

- Use compiler scheduling to reduce load-use stall frequency
 - More on compiler scheduling later

CIS 501 (Martin): Pipelining

	1	2	3	4	5	6	7	8	9
add \$3,\$2,\$1	F	D	Х	М	W				
lw \$4,4(\$3)		F	D	X	М	w			
sub \$8 \$3,\$1			F	D	* X	М	W		
addi \$6,\$4,1				F	D	▼ X	М	W	

Pipelining and Multi-Cycle Operations



- What if you wanted to add a multi-cycle operation?
 - E.g., 4-cycle multiply
 - P/W: separate output latch connects to W stage
 - Controlled by pipeline control finite state machine (FSM)

CIS 501 (Martin): Pipelining 53


Pipeline Diagram with Multiplier

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6, <mark>\$4</mark> ,1		F	D	d*	d*	d*	Х	М	W

- What about...
 - Two instructions trying to write register file in same cycle?
 - Structural hazard!
- Must prevent:

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$6,\$1,1		F	D	Х	М	W			
add \$5,\$6,\$10			F	D	Х	М	W		

A Pipelined Multiplier



- Multiplier itself is often pipelined, what does this mean?
 - Product/multiplicand register/ALUs/latches replicated
 - Can start different multiply operations in consecutive cycles

CIS 501 (Martin): Pipelining 54

More Multiplier Nasties

- What about...
 - Mis-ordered writes to the same register
 - Software thinks add gets \$4 from addi, actually gets it from mul

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$4,\$1,1		F	D	Х	М	w			
add \$10,\$4,\$6					F	D	Χ	М	W

- Common? Not for a 4-cycle multiply with 5-stage pipeline
 - More common with deeper pipelines
 - In any case, must be correct

CIS 501 (Martin): Pipelining 55 CIS 501 (Martin): Pipelining 56

Corrected Pipeline Diagram

- With the correct stall logic
 - · Prevent mis-ordered writes to the same register
 - Why two cycles of delay?

	1	2	3	4	5	6	7	8	9
mul \$4,\$3,\$5	F	D	P0	P1	P2	Р3	W		
addi \$4,\$1,1		F	d*	d*	D	Χ	М	W	
add \$10,\$4,\$6					F	D	Х	М	W

• Multi-cycle operations complicate pipeline logic

CIS 501 (Martin): Pipelining 57

Control Dependences and Branch Prediction

Pipelined Functional Units


- · Almost all multi-cycle functional units are pipelined
 - Each operation takes N cycles
 - But can start initiate a new (independent) operation every cycle
 - Requires internal latching and some hardware replication
 - + A cheaper way to add bandwidth than multiple non-pipelined units

• One exception: int/FP divide: difficult to pipeline and not worth it

- s* = structural hazard, two insns need same structure
 - · ISAs and pipelines designed to have few of these
- Canonical example: all insns forced to go through M stage

CIS 501 (Martin): Pipelining 58

What About Branches?



- Control hazards options
 - Could just stall to wait for branch outcome (two-cycle penalty)
 - Fetch past branch insns before branch outcome is known
 - Default: assume "not-taken" (at fetch, can't tell it's a branch)

Big Idea: Speculative Execution

- Speculation: "risky transactions on chance of profit"
- Speculative execution
 - · Execute before all parameters known with certainty
 - Correct speculation
 - + Avoid stall, improve performance
 - Incorrect speculation (mis-speculation)
 - Must abort/flush/squash incorrect insns
 - Must undo incorrect changes (recover pre-speculation state)
 - The "game": [%correct * gain] [(1-%correct) * penalty]
- Control speculation: speculation aimed at control hazards
 - Unknown parameter: are these the correct insns to execute next?


61

CIS 501 (Martin): Pipelining


Control Speculation and Recovery

Correct: addi r1,1⇒r3 | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X M W | F D X

- Mis-speculation recovery: what to do on wrong guess
 - Not too painful in an short, in-order pipeline
 - · Branch resolves in X
 - + Younger insns (in F, D) haven't changed permanent state
 - Flush insns currently in F/D and D/X (i.e., replace with nops)



Branch Recovery



- Branch recovery: what to do when branch is actually taken
 - Insns that will be written into F/D and D/X are wrong
 - Flush them, i.e., replace them with nops
 - + They haven't had written permanent state yet (regfile, DMem)
 - Two cycle penalty for taken branches


CIS 501 (Martin): Pipelining 62

Branch Performance

- Back of the envelope calculation
 - Branch: 20%, load: 20%, store: 10%, other: 50%
 - Say, 75% of branches are taken
- CPI = 1 + 20% * 75% * 2 = 1 + **0.20** * **0.75** * **2** = 1.3
 - Branches cause 30% slowdown
 - Even worse with deeper pipelines
 - How do we reduce this penalty?

CIS 501 (Martin): Pipelining

Reducing Penalty: Fast Branches



- Fast branch: can decide at D, not X
 - Test must be comparison to zero or equality, no time for ALU
 - + New taken branch penalty is 1
 - Additional insns (slt) for more complex tests, must bypass to D too


CIS 371 (Martin): Pipelining 65

Fast Branch Performance


- Assume: Branch: 20%, 75% of branches are taken
 - CPI = 1 + 20% * 75% * 1 = 1 + 0.20*0.75*1 = 1.15
 - 15% slowdown (better than the 30% from before)
- But wait, fast branches assume only simple comparisons
 - Fine for MIPS
 - But not fine for ISAs with "branch if \$1 > \$2" operations
- In such cases, say 25% of branches require an extra insn
 - CPI = 1 + (20% * 75% * 1) + 20% * 25% * 1(extra insn) = 1.2
- Example of ISA and micro-architecture interaction
 - Type of branch instructions
 - What about condition codes?

Reducing Penalty: Fast Branches

- Fast branch: targets control-hazard penalty
 - Basically, branch insns that can resolve at D, not X
 - Test must be comparison to zero or equality, no time for ALU
 - + New taken branch penalty is 1
 - Additional comparison insns (e.g., cmplt, slt) for complex tests
 - Must bypass into decode stage now, too



Fewer Mispredictions: Branch Prediction



- Dynamic branch prediction: hardware guesses outcome
 - Start fetching from guessed address
 - Flush on mis-prediction

CIS 501 (Martin): Pipelining

66

Branch Prediction Performance


- Parameters
 - Branch: 20%, load: 20%, store: 10%, other: 50%
 - 75% of branches are taken
- Dynamic branch prediction
 - Branches predicted with 95% accuracy
 - CPI = 1 + 20% * 5% * 2 = 1.02

CIS 501 (Martin): Pipelining


69

Branch Direction Prediction

- Learn from past, predict the future
 - Record the past in a hardware structure
- Direction predictor (DIRP)
 - Map conditional-branch PC to taken/not-taken (T/N) decision
 - · Individual conditional branches often biased or weakly biased
 - 90%+ one way or the other considered "biased"
 - Why? Loop back edges, checking for uncommon conditions
- Branch history table (BHT): simplest predictor
 - PC indexes table of bits (0 = N, 1 = T), no tags
 - Essentially: branch will go same way it went last time



Dynamic Branch Prediction Components



- Step #1: is it a branch?
 - Easy after decode...
- Step #2: is the branch taken or not taken?
 - **Direction predictor** (applies to conditional branches only)
 - Predicts taken/not-taken
- Step #3: if the branch is taken, where does it go?
 - Easy after decode...

CIS 501 (Martin): Pipelining


70

Branch History Table (BHT)

Branch history table (BHT).

simplest direction predictor

- PC indexes table of bits (0 = N, 1 = T), no tags
- Essentially: branch will go same way it went last time
- Problem: inner loop branch below for (i=0;i<100;i++) for (j=0; j<3; j++)// whatever
 - Two "built-in" mis-predictions per inner loop iteration
 - Branch predictor "changes its mind too quickly"



Two-Bit Saturating Counters (2bc)

• Two-bit saturating counters (2bc) [Smith 1981]

- Replace each single-bit prediction
 - (0,1,2,3) = (N,n,t,T)
- Adds "hysteresis"
 - Force predictor to mis-predict twice before "changing its mind"
- One mispredict each loop execution (rather than two)
 - + Fixes this pathology (which is not contrived, by the way)
 - Can we do even better?

Time	State	Prediction	Outcome	Result?
1	N	N	T	Wrong
2	n	N	T	Wrong
3	t	T	Т	Correct
4	T	T	N	Wrong
5	t	T	Т	Correct
6	T	T	Т	Correct
7	Т	T	Т	Correct
8	T	T	N	Wrong
9	t	T	T	Correct
10	T	T	Т	Correct
11	T	Т	T	Correct
12	T	Т	N	Wrong

CIS 501 (Martin): Pipelining


73

Correlated Predictor

• Correlated (two-level) predictor [Patt 1991]

- Exploits observation that branch outcomes are correlated
- Maintains separate prediction per (PC, BHR) pairs
 - Branch history register (BHR): recent branch outcomes
- Simple working example: assume program has one branch
 - BHT: one 1-bit DIRP entry
 - BHT+2BHR: 2² = 4 1-bit DIRP entries
- Why didn't we do better?
 - BHT not long enough to capture pattern

CIS 501 (Martin): Pipelining



74

Correlated Predictor – 3 Bit Pattern

 Try 3 bits of history

• 2³ DIRP entries per pattern

Time	"Pattern"		NNN	NNT	NTN	Prediction		Outcome	Result?					
1	NNN	ſ	N	N	N	N	N	N	N	N	N	ſ	T	Wrong
2	NNT	Ī	Т	N	N	N	N	N	N	N	N	Ī	T	Wrong
3	NTT	Ī	Т	Т	N	N	N	N	N	N	N	ſ	T	Wrong
4	TTT	Ī	Т	Т	N	Т	N	N	N	N	N	ſ	N	Correct
5	TTN	1	T	Т	N	T	N	N	N	N	N		T	Wrong
6	TNT	ſ	Т	Т	N	Т	N	N	Т	N	N	ſ	T	Wrong
7	NTT	ſ	Т	Т	N	Т	N	Т	Т	N	冝	ſ	T	Correct
8	TTT	Ī	Т	Т	N	Т	N	Т	Т	N	N	Ī	N	Correct
9	TTN	1	Ť	Ť	N		N	Ť-	T	N	[T	[Ŧ	Correct
10	TNT	Ī	Т	Τ	N	Т	N	Т	Т	N	╒	Ī	T	Correct
11	NTT	Ī	Т	Т	N	T	N	Т	Т	N	╒	Ī	T	Correct
12	TTT		Т	T	N	Т	N	Т	Т	N	N		N	Correct


+ No mis-predictions after predictor learns all the relevant patterns! CIS 501 (Martin): Pipelining 7

Correlated Predictor Design

- Design choice I: one **global** BHR or one per PC (**local**)?
 - Each one captures different kinds of patterns
 - Global is better, captures local patterns for tight loop branches
- Design choice II: how many history bits (BHR size)?
 - Tricky one
 - + Given unlimited resources, longer BHRs are better, but...
 - BHT utilization decreases
 - Many history patterns are never seen
 - Many branches are history independent (don't care)
 - PC xor BHR allows multiple PCs to dynamically share BHT
 - BHR length < log₂(BHT size)
 - Predictor takes longer to train
 - Typical length: 8-12

Hybrid Predictor


- Hybrid (tournament) predictor [McFarling 1993]
 - Attacks correlated predictor BHT capacity problem
 - Idea: combine two predictors
 - Simple BHT predicts history independent branches
 - Correlated predictor predicts only branches that need history
 - Chooser assigns branches to one predictor or the other
 - Branches start in simple BHT, move mis-prediction threshold
 - + Correlated predictor can be made **smaller**, handles fewer branches
 - + 90-95% accuracy



CIS 501 (Martin): Pipelining

78


Revisiting Branch Prediction Components



- Step #1: is it a branch?
 - Easy after decode... during fetch: predictor
- Step #2: is the branch taken or not taken?
 - **Direction predictor** (as before)
- Step #3: if the branch is taken, where does it go?
 - Branch target predictor (BTB)
 - Supplies target PC if branch is taken

When to Perform Branch Prediction?

- Option #1: During Decode
 - Look at instruction opcode to determine branch instructions
 - Can calculate next PC from instruction (for PC-relative branches)
 - One cycle "mis-fetch" penalty **even if branch predictor is correct**



- Option #2: During Fetch?
 - How do we do that?

Branch Target Buffer (BTB)


- As before: learn from past, predict the future
 - Record the past branch targets in a hardware structure
- Branch target buffer (BTB):
 - "guess" the future PC based on past behavior
 - "Last time the branch X was taken, it went to address Y"
 - "So, in the future, if address X is fetched, fetch address Y next"
- Operation
 - A small RAM: address = PC, data = target-PC
 - Access at Fetch in parallel with instruction memory
 - predicted-target = BTB[hash(PC)]
 - Updated at X whenever target != predicted-target
 - BTB[hash(PC)] = target
 - Hash function is just typically just extracting lower bits (as before)
 - Aliasing? No problem, this is only a prediction

CIS 501 (Martin): Pipelining 79 CIS 501 (Martin): Pipelining 80


77

Branch Target Buffer (continued)

- At Fetch, how does insn know it's a branch & should read BTB? It doesn't have to...
 - ...all insns access BTB in parallel with Imem Fetch
- Key idea: use BTB to predict which insn are branches
 - Implement by "tagging" each entry with its corresponding PC
 - Update BTB on every taken branch insn, record target PC:
 - BTB[PC].tag = PC, BTB[PC].target = target of branch
 - All insns access at Fetch in parallel with Imem
 - Check for tag match, signifies insn at that PC is a branch
 - Predicted PC = (BTB[PC].tag == PC) ? BTB[PC].target : PC+4



Return Address Stack (RAS)



- Return address stack (RAS)
 - Call instruction? RAS[TopOfStack++] = PC+4
 - Return instruction? Predicted-target = RAS[--TopOfStack]
 - Q: how can you tell if an insn is a call/return before decoding it?
 - Accessing RAS on every insn BTB-style doesn't work
 - Answer: another predictor (or put them in BTB marked as "return")
 - Or, pre-decode bits in insn mem, written when first executed

Why Does a BTB Work?


- Because most control insns use direct targets
 - Target encoded in insn itself → same "taken" target every time
- What about indirect targets?
 - Target held in a register → can be different each time
 - · Two indirect call idioms
 - + Dynamically linked functions (DLLs): target always the same
 - Dynamically dispatched (virtual) functions: hard but uncommon
 - Also two indirect unconditional jump idioms
 - · Switches: hard but uncommon
 - Function returns: hard and common but...

CIS 501 (Martin): Pipelining

82

Putting It All Together

• BTB & branch direction predictor during fetch



• If branch prediction correct, no taken branch penalty

CIS 501 (Martin): Pipelining 83 CIS 501 (Martin): Pipelining 84

Branch Prediction Performance

- Dynamic branch prediction
 - 20% of instruction branches
 - Simple predictor: branches predicted with 75% accuracy
 - CPI = 1 + (20% * 25% * 2) = 1.1
 - More advanced predictor: 95% accuracy
 - CPI = 1 + (20% * 5% * 2) = 1.02
- Branch mis-predictions still a big problem though
 - Pipelines are long: typical mis-prediction penalty is 10+ cycles
 - For cores that do more per cycle, predictions most costly (later)

CIS 501 (Martin): Pipelining

85


More Research: GEHL Predictor

- Problem with both correlated predictor and perceptron
 - Same BHT real-estate dedicated to 1st history bit (1 column) ...
 - ... as to 2nd, 3rd, 10th, 60th...
 - Not a good use of space: 1st bit much more important than 60th
- GEometric History-Length predictor [Seznec, ISCA'05]
 - Multiple BHTs, indexed by geometrically longer BHRs (0, 4, 16, 32)
 - BHTs are (partially) tagged, not separate "chooser"
 - Predict: use matching entry from BHT with longest BHR
 - Mis-predict: create entry in BHT with longer BHR
 - + Only 25% of BHT used for bits 16-32 (not 50%)
 - Helps amortize cost of tagging
 - + Trains quickly
 - 95-97% accurate

Research: Perceptron Predictor

• Perceptron predictor [Jimenez]

- Attacks BHR size problem using machine learning approach
- BHT replaced by table of function coefficients F_i (signed)
- Predict taken if Σ(BHR_i*F_i)> threshold
- + Table size #PC*|BHR|*|F| (can use long BHR: ~60 bits)
 - Equivalent correlated predictor would be #PC*2|BHR|
- How does it learn? Update F_i when branch is taken
 - BHR_i == 1 ? F_i ++ : F_i --;
 - "don't care" F_i bits stay near 0, important F_i bits saturate
- + Hybrid BHT/perceptron accuracy: 95–98%



Championship Branch Prediction

CBP

- · Workshop held in conjunction with MICRO
- Submitted code is tested on standard branch traces
- Highest prediction accuracy wins

Two tracks

- Idealistic: predictor simulator must run in under 2 hours
- Realistic: predictor must synthesize into 32KB + 256 bits or less


2006 winners

- Realistic: L-TAGE (GEHL follow-on)
- Idealistic: GTL (another GEHL follow-on)

Pipeline Depth

- Trend had been to deeper pipelines
 - 486: 5 stages (50+ gate delays / clock)
 - Pentium: 7 stages
 - Pentium II/III: 12 stages
 - Pentium 4: 22 stages (~10 gate delays / clock) "super-pipelining"
 - Core1/2: 14 stages
- Increasing pipeline depth
 - + Increases clock frequency (reduces period)
 - But double the stages reduce the clock period by less than 2x
 - Decreases IPC (increases CPI)
 - Branch mis-prediction penalty becomes longer
 - Non-bypassed data hazard stalls become longer
 - At some point, actually causes performance to decrease, but when?
 - 1GHz Pentium 4 was slower than 800 MHz PentiumIII
 - "Optimal" pipeline depth is program and technology specific

Summary



- Principles of pipelining
 - Effects of overhead and hazards
 - Pipeline diagrams
- Data hazards
 - · Stalling and bypassing
- Control hazards
 - Branch prediction

CIS 371 (Martin): Pipelining 89 CIS 501 (Martin): Pipelining 90